{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:28Z","timestamp":1750306288919,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2902980","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"329-334","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Prolonging Lifetime of Non-volatile Last Level Caches with Cluster Mapping"],"prefix":"10.1145","author":[{"given":"Morteza","family":"Soltani","sequence":"first","affiliation":[{"name":"University of Tehran, Tehran, Iran"}]},{"given":"Mohammad","family":"Ebrahimi","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[{"name":"University of Tehran, Tehran, Iran"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"4.5 The Xeon\u00ae processor E5--2600 v3: A 22nm 18-core product family","author":"Bowhill B.","unstructured":"B. Bowhill , \" 4.5 The Xeon\u00ae processor E5--2600 v3: A 22nm 18-core product family .\" pp. 1 -- 3 . B. Bowhill et al., \"4.5 The Xeon\u00ae processor E5--2600 v3: A 22nm 18-core product family.\" pp. 1--3."},{"key":"e_1_3_2_1_2_1","first-page":"694","volume-title":"CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques","author":"Li S.","unstructured":"S. Li , \" CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques .\" pp. 694 -- 701 . S. Li et al., \"CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques.\" pp. 694--701."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522322"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2208008"},{"key":"e_1_3_2_1_5_1","first-page":"52","volume-title":"Bi-layered RRAM with unlimited endurance and extremely uniform switching","author":"Kim Y.-B.","unstructured":"Y.-B. Kim , \" Bi-layered RRAM with unlimited endurance and extremely uniform switching .\" pp. 52 -- 53 . Y.-B. Kim et al., \"Bi-layered RRAM with unlimited endurance and extremely uniform switching.\" pp. 52--53."},{"key":"e_1_3_2_1_6_1","unstructured":"M. R. Jokar etal \"Sequoia: A High-Endurance NVM-Based Cache Architecture.\"  M. R. Jokar et al. \"Sequoia: A High-Endurance NVM-Based Cache Architecture.\""},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591525"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.69"},{"key":"e_1_3_2_1_9_1","unstructured":"http:\/\/www.eetimes.com.  http:\/\/www.eetimes.com."},{"key":"e_1_3_2_1_10_1","unstructured":"http:\/\/www.itrs.net.  http:\/\/www.itrs.net."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_12_1","first-page":"24","volume-title":"April","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor , \" CACTI 5.1,\" HP Laboratories , April , vol. 2 , pp. 24 , 2008 . S. Thoziyoor et al., \"CACTI 5.1,\" HP Laboratories, April, vol. 2, pp. 24, 2008."},{"key":"e_1_3_2_1_13_1","first-page":"731","volume-title":"An overview of non-volatile memory technology and the implication for tools and architectures","author":"Li H.","unstructured":"H. Li , \" An overview of non-volatile memory technology and the implication for tools and architectures .\" pp. 731 -- 736 . H. Li et al., \"An overview of non-volatile memory technology and the implication for tools and architectures.\" pp. 731--736."},{"key":"e_1_3_2_1_14_1","unstructured":"S. Mittal \"Using cache-coloring to mitigate inter-set write variation in non-volatile caches \" arXiv preprint arXiv:1310.8494 2013.  S. Mittal \"Using cache-coloring to mitigate inter-set write variation in non-volatile caches \" arXiv preprint arXiv:1310.8494 2013."},{"key":"e_1_3_2_1_15_1","volume-title":"AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches","author":"Mittal S.","year":"2014","unstructured":"S. Mittal , \" AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches ,\" 2014 . S. Mittal et al., \"AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches,\" 2014."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2028905"},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"Kim Y.","unstructured":"Y. Kim , \" ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers .\" pp. 1 -- 12 . Y. Kim et al., \"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers.\" pp. 1--12."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902980","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2902980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902980"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":19,"alternative-id":["10.1145\/2902961.2902980","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2902980","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}