{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289176,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["1527034"],"award-info":[{"award-number":["1527034"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2902990","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"113-116","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["DCC"],"prefix":"10.1145","author":[{"given":"Mohsen","family":"Imani","sequence":"first","affiliation":[{"name":"University of California San Diego, La Jolla, CA, USA"}]},{"given":"Shruti","family":"Patil","sequence":"additional","affiliation":[{"name":"University of California San Diego, La Jolla, CA, USA"}]},{"given":"Tajana","family":"Rosing","sequence":"additional","affiliation":[{"name":"University of California San Diego, La Jolla, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_2_1","first-page":"167","article-title":"Design of an ultra-low power 32-bit adder operating at subthreshold voltages in 45-nm FinFET","author":"Jafari M.","year":"2013","journal-title":"IEEE DTIS"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1146909.1147115"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1016\/j.microrel.2004.03.019"},{"doi-asserted-by":"crossref","unstructured":"M. Imani etal \"Low Power Data-Aware STT-RAM based Hybrid Cache Architecture \" IEEE ISQED 2016.  M. Imani et al \"Low Power Data-Aware STT-RAM based Hybrid Cache Architecture \" IEEE ISQED 2016.","key":"e_1_3_2_1_5_1","DOI":"10.1109\/ISQED.2016.7479181"},{"key":"e_1_3_2_1_6_1","first-page":"63","article-title":"Hierarchical design of robust and low data dependent FinFET based SRAM array","author":"Imani M.","year":"2015","journal-title":"IEEE\/ACM NANOARCH"},{"key":"e_1_3_2_1_7_1","first-page":"251","article-title":"Estimation of joint probability density function of delay and leakage power with variable skewness","author":"Ansari M.","year":"2013","journal-title":"IEEE ICECCO"},{"key":"e_1_3_2_1_8_1","first-page":"13","article-title":"Dynamically exploiting narrow width operands to improve processor power and performance","author":"Brooks D.","year":"1999","journal-title":"IEEE HPCA"},{"key":"e_1_3_2_1_9_1","first-page":"1422","article-title":"Exploiting narrow-width values for thermal-aware register file designs","author":"Wang S.","year":"2009","journal-title":"IEEE\/ACM DATE"},{"key":"e_1_3_2_1_10_1","first-page":"546","article-title":"Low power aging-aware register file design by duty cycle balancing","author":"Wang S.","year":"2012","journal-title":"IEEE\/ACM DATE"},{"doi-asserted-by":"crossref","unstructured":"G. Duan etal \"Exploiting narrow-width values for improving non-volatile cache lifetime \" IEEE\/ACM DATE 2014.   G. Duan et al. \"Exploiting narrow-width values for improving non-volatile cache lifetime \" IEEE\/ACM DATE 2014.","key":"e_1_3_2_1_11_1","DOI":"10.7873\/DATE.2014.065"},{"key":"e_1_3_2_1_12_1","first-page":"2","article-title":"Energy efficient asymmetrically ported register files","author":"Aggarwal A.","year":"2003","journal-title":"IEEE ICCD"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TVLSI.2009.2017441"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/2228360.2228581"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TED.2011.2164543"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/2024716.2024718"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/TCAD.2012.2185930"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '16","name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","location":"Boston Massachusetts USA"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902990","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2902990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902990"}},"subtitle":["Double Capacity Cache Architecture for Narrow-Width Values"],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":17,"alternative-id":["10.1145\/2902961.2902990","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2902990","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}