{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T17:04:02Z","timestamp":1765040642558,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2902994","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"385-388","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Ultra-Low Energy Reconfigurable Spintronic Threshold Logic Gate"],"prefix":"10.1145","author":[{"given":"Deliang","family":"Fan","sequence":"first","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020174"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.26"},{"key":"e_1_3_2_1_4_1","unstructured":"C. Moffat \"A Survey of Nanoelectronics \" Univ. College London U.K. http:\/\/ipga.phys.ucl.ac.uk\/papers\/rep94--2.pdf 1994.  C. Moffat \"A Survey of Nanoelectronics \" Univ. College London U.K. http:\/\/ipga.phys.ucl.ac.uk\/papers\/rep94--2.pdf 1994."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/55.386032"},{"key":"e_1_3_2_1_6_1","first-page":"1","article-title":"Reconfigurable Threshold Logic Gates Using Memristive Devices","author":"Tran T.","year":"2012","journal-title":"IEEE SubVT"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1707228"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941494"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2437902"},{"key":"e_1_3_2_1_10_1","first-page":"10","article-title":"Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing","author":"Fan D.","year":"2015","journal-title":"IEEE Trans. Neural Network and Learning Systems"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2312177"},{"issue":"1","key":"e_1_3_2_1_12_1","first-page":"5","article-title":"Exploring Spin Transfer Torque Devices for Unconventional Computing","volume":"5","author":"Roy K.","year":"2015","journal-title":"JETCAS"},{"issue":"1","key":"e_1_3_2_1_13_1","first-page":"1","article-title":"Spin-Transfer Torque Devices for Logic and Memory Applications: Prospects and Perspectives","volume":"25","author":"Fong X.","year":"2016","journal-title":"IEEE Trans. On Computer-Aided Design of Integrated Cir. and Sys."},{"key":"e_1_3_2_1_14_1","first-page":"3.5.1","volume-title":"DC","author":"Fukami S.","year":"2013"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1038\/nphys1968"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2012270"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1711168"},{"key":"e_1_3_2_1_18_1","unstructured":"{online} mumax.github.io  {online} mumax.github.io"},{"key":"e_1_3_2_1_19_1","first-page":"51","volume-title":"Osaka","author":"Fong X.","year":"2011"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4838096"},{"key":"e_1_3_2_1_21_1","unstructured":"{online} http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents  {online} http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902994","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2902994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2902994"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":21,"alternative-id":["10.1145\/2902961.2902994","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2902994","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}