{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289552,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903000","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"133-136","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Secure and Low-Overhead Circuit Obfuscation Technique with Multiplexers"],"prefix":"10.1145","author":[{"given":"Xueyan","family":"Wang","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Xiaotao","family":"Jia","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Jianlei","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, USA"}]},{"given":"Mingze","family":"Gao","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, College Park, USA"}]},{"given":"Gang","family":"Qu","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, College Park, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ISBN 1--4020--7320--8.","author":"Qu Gang","year":"2003","unstructured":"Gang Qu and Miodrag Potkonjak . Intellectual property protection in VLSI designs: Theory and practice, kluwer academic publishers , ISBN 1--4020--7320--8. January 2003 . Gang Qu and Miodrag Potkonjak. Intellectual property protection in VLSI designs: Theory and practice, kluwer academic publishers, ISBN 1--4020--7320--8. January 2003."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"e_1_3_2_1_4_1","volume-title":"Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide","author":"Chow L.W.","year":"2002","unstructured":"L.W. Chow , J. Baukus , and W. Clark . Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide , 2002 , US Patent 20020096776. L.W. Chow, J. Baukus, and W. Clark. Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide, 2002, US Patent 20020096776."},{"key":"e_1_3_2_1_5_1","volume-title":"Building block for a secure cmos logic cell library","author":"Cocchi R.P.","year":"2012","unstructured":"R.P. Cocchi , J.P. Baukus , B.J. Wang , L.W. Chow , and P. Ouyang . Building block for a secure cmos logic cell library , 2012 , US Patent 8,111,089. R.P. Cocchi, J.P. Baukus, B.J. Wang, L.W. Chow, and P. Ouyang. Building block for a secure cmos logic cell library, 2012, US Patent 8,111,089."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 16th USENIX Security Symposium","author":"Alkabani Yousra","year":"2007","unstructured":"Yousra Alkabani and Farinaz Koushanfar . Active hardware metering for intellectual property protection and security . In Proceedings of the 16th USENIX Security Symposium , 2007 . Yousra Alkabani and Farinaz Koushanfar. Active hardware metering for intellectual property protection and security. In Proceedings of the 16th USENIX Security Symposium, 2007."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Proc. IEEE Design, Automation and Test in Europe (DATE)","author":"Liu Bao","year":"2014","unstructured":"Bao Liu and Brandon Wang . Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks . In Proc. IEEE Design, Automation and Test in Europe (DATE) , pages 1 -- 6 , 2014 . Bao Liu and Brandon Wang. Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks. In Proc. IEEE Design, Automation and Test in Europe (DATE), pages 1--6, 2014."},{"key":"e_1_3_2_1_13_1","volume-title":"Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer","author":"Clark W.M.","year":"2008","unstructured":"W.M. Clark , L.W. Chow , G. Harbison , and P. Ouyang . Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer , 2008 , US Patent 20080079082. W.M. Clark, L.W. Chow, G. Harbison, and P. Ouyang. Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer, 2008, US Patent 20080079082."},{"key":"e_1_3_2_1_14_1","volume-title":"Implanted hidden interconnections in a semiconductor device for preventing reverse engineering","author":"Clark W.M.","year":"2007","unstructured":"W.M. Clark , J.P. Baukus , and L.W. Chow . Implanted hidden interconnections in a semiconductor device for preventing reverse engineering , 2007 , US Patent 7,166,515. W.M. Clark, J.P. Baukus, and L.W. Chow. Implanted hidden interconnections in a semiconductor device for preventing reverse engineering, 2007, US Patent 7,166,515."},{"key":"e_1_3_2_1_15_1","volume-title":"Conductive channel pseudo block process and circuit to inhibit reverse engineering","author":"Chow L.W.","year":"2006","unstructured":"L.W. Chow , W.M. Clark , G.J. Harbison , and J.P. Baukus . Conductive channel pseudo block process and circuit to inhibit reverse engineering , 2006 , US Patent 7,049,667. L.W. Chow, W.M. Clark, G.J. Harbison, and J.P. Baukus. Conductive channel pseudo block process and circuit to inhibit reverse engineering, 2006, US Patent 7,049,667."},{"key":"e_1_3_2_1_16_1","volume-title":"Integrated circuit with reverse engineering protection","author":"Chow L.W.","year":"2005","unstructured":"L.W. Chow , W.M. Clark , and J.P. Baukus . Integrated circuit with reverse engineering protection , 2005 , US Patent 6,897,535. L.W. Chow, W.M. Clark, and J.P. Baukus. Integrated circuit with reverse engineering protection, 2005, US Patent 6,897,535."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_18_1","unstructured":"Virtuoso liberate characterization solution cadence design systems inc. http:\/\/www.cadence.com\/products\/cic\/liberate\/pages\/default.aspx.  Virtuoso liberate characterization solution cadence design systems inc. http:\/\/www.cadence.com\/products\/cic\/liberate\/pages\/default.aspx."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903000","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903000","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903000"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":18,"alternative-id":["10.1145\/2902961.2903000","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903000","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}