{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289036,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF ENG","award":["1546011"],"award-info":[{"award-number":["1546011"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903001","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"393-396","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Modeling and Study of Two-BDT-Nanostructure based Sequential Logic Circuits"],"prefix":"10.1145","author":[{"given":"Poorna","family":"Marthi","sequence":"first","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheikh Rufsan","family":"Reza","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nazir","family":"Hossain","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Fran\u00e7ois","family":"Millithaler","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Margala","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ignacio","family":"I\u00f1iguez-de-la-Torre","sequence":"additional","affiliation":[{"name":"Univesidad de Salamanca, Salamanca, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Mateos","sequence":"additional","affiliation":[{"name":"Universidad de Salamanca, Salamanca, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom\u00e1s","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Universidad de Salamanca, Salamanca, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2006.249522"},{"key":"e_1_3_2_1_2_1","first-page":"61","volume-title":"Proc. ISCAS, May 27","author":"Wolpert D.","year":"2009","unstructured":"Wolpert , D. , Irie . H. , Sobolweski , R. , Ampadu , P. , Diduck , Q. , and Margala , M . 2009. Ballistic deflection transistors and emerging nanoscale era . in Proc. ISCAS, May 27 , pp. 61 -- 64 . DOI = http:\/\/dx.doi.org\/10.1109\/ISCAS. 2009 .5117685 10.1109\/ISCAS.2009.5117685 Wolpert, D., Irie. H., Sobolweski, R., Ampadu, P., Diduck, Q., and Margala, M. 2009. Ballistic deflection transistors and emerging nanoscale era. in Proc. ISCAS, May 27, pp. 61--64. DOI = http:\/\/dx.doi.org\/10.1109\/ISCAS.2009.5117685"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2050069"},{"key":"e_1_3_2_1_4_1","first-page":"012092","volume-title":"Conf. ser.","volume":"193","author":"Kaushal V.","year":"2092","unstructured":"Kaushal , V. , Margala , M. , Yu , Q. , Ampadu , P. , Guarino , G. , and Sobolweski , R . 2009. Current Transport modeling and experimental study of THz room temperature ballistic deflection transistors, J. Phs ., Conf. ser. , vol. 193 , pp. 012092 -- 012091 -01 2092 --4. DOI = http:\/\/dx.doi.org\/10.1088\/1742--6596\/193\/1\/012092 10.1088\/1742--6596 Kaushal, V., Margala, M., Yu, Q., Ampadu, P., Guarino, G., and Sobolweski, R.2009. Current Transport modeling and experimental study of THz room temperature ballistic deflection transistors, J. Phs., Conf. ser., vol. 193, pp. 012092--1-012092--4. DOI = http:\/\/dx.doi.org\/10.1088\/1742--6596\/193\/1\/012092"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531584"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CDE.2013.6481374"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2034962"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144451"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/2\/303"},{"key":"#cr-split#-e_1_3_2_1_10_1.1","doi-asserted-by":"crossref","unstructured":"Millithaler J.F I\u00f1iguez-de-la-Torre I. Mateos J. Gonzalez T Margala M. 2015. Study of surface charges in ballistic deflection transistors. IOP Nanotechnology DOI = http:\/\/dx.doi.org\/10.1088\/0957--4484\/26\/48\/485202. 10.1088\/0957--4484","DOI":"10.1088\/0957-4484\/26\/48\/485202"},{"key":"#cr-split#-e_1_3_2_1_10_1.2","doi-asserted-by":"crossref","unstructured":"Millithaler J.F I\u00f1iguez-de-la-Torre I. Mateos J. Gonzalez T Margala M. 2015. Study of surface charges in ballistic deflection transistors. IOP Nanotechnology DOI = http:\/\/dx.doi.org\/10.1088\/0957--4484\/26\/48\/485202.","DOI":"10.1088\/0957-4484\/26\/48\/485202"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2142321"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NMDC.2015.7439238"},{"key":"e_1_3_2_1_13_1","volume-title":"ISCAS","author":"Marthi P.","year":"2016","unstructured":"Marthi , P. , Hossain , N. , Millithaler , J.F , Margala , M. , A New Level Sensitive D Latch using Ballistic Nanodevices , ISCAS , May , 2016 . Marthi, P., Hossain, N., Millithaler, J.F, Margala, M., A New Level Sensitive D Latch using Ballistic Nanodevices, ISCAS, May, 2016."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903001","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903001"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":14,"alternative-id":["10.1145\/2902961.2903001","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903001","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}