{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289548,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903009","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"157-162","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Exploring Configurable Non-Volatile Memory-based Caches for Energy-Efficient Embedded Systems"],"prefix":"10.1145","author":[{"given":"Tosiron","family":"Adegbija","sequence":"first","affiliation":[{"name":"University of Arizona, Tucson, AZ, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"volume-title":"http:\/\/www.arm.com","year":"2016","key":"e_1_3_2_1_1_1","unstructured":"Arm. http:\/\/www.arm.com . Accessed : January 2016 . Arm. http:\/\/www.arm.com. Accessed: January 2016."},{"volume-title":"http:\/\/www.eembc.org\/","year":"2016","key":"e_1_3_2_1_2_1","unstructured":"The embedded microprocessor benchmark consortium. http:\/\/www.eembc.org\/ . Accessed : January 2016 . The embedded microprocessor benchmark consortium. http:\/\/www.eembc.org\/. Accessed: January 2016."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-014-9127-8"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2014.7017091"},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"2014 Symposium on","author":"Aitken R.","year":"2014","unstructured":"R. Aitken , V. Chandra , J. Myers , B. Sandhu , L. Shifren , and G. Yeric . Device and technology implications of the internet of things. In VLSI Technology (VLSI-Technology): Digest of Technical Papers , 2014 Symposium on , pages 1 -- 4 . IEEE, 2014 . R. Aitken, V. Chandra, J. Myers, B. Sandhu, L. Shifren, and G. Yeric. Device and technology implications of the internet of things. In VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on, pages 1--4. IEEE, 2014."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","volume-title":"Synopsys inc","author":"Compiler D.","year":"2000","unstructured":"D. Compiler . Synopsys inc , 2000 . D. Compiler. Synopsys inc, 2000."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278537"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002459"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_14_1","volume-title":"Research problems and opportunities in memory systems. Supercomputing Frontiers and Innovations, 1(3)","author":"Mutlu O.","year":"2014","unstructured":"O. Mutlu and L. Subramanian . Research problems and opportunities in memory systems. Supercomputing Frontiers and Innovations, 1(3) , 2014 . O. Mutlu and L. Subramanian. Research problems and opportunities in memory systems. Supercomputing Frontiers and Innovations, 1(3), 2014."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164950"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899921"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014895"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_3_2_1_20_1","first-page":"737","volume-title":"Automation & Test in Europe Conference & Exhibition, 2009. DATE'09.","author":"Wu X.","year":"2009","unstructured":"X. Wu , J. Li , L. Zhang , E. Speight , and Y. Xie . Power and performance of read-write aware hybrid caches with non-volatile memories. In Design , Automation & Test in Europe Conference & Exhibition, 2009. DATE'09. , pages 737 -- 742 . IEEE, 2009 . X. Wu, J. Li, L. Zhang, E. Speight, and Y. Xie. Power and performance of read-write aware hybrid caches with non-volatile memories. In Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE'09., pages 737--742. IEEE, 2009."},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE), 2011","author":"Xu C.","year":"2011","unstructured":"C. Xu , X. Dong , N. P. Jouppi , and Y. Xie . Design implications of memristor-based rram cross-point structures. In Design , Automation & Test in Europe Conference & Exhibition (DATE), 2011 , pages 1 -- 6 . IEEE, 2011 . C. Xu, X. Dong, N. P. Jouppi, and Y. Xie. Design implications of memristor-based rram cross-point structures. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011, pages 1--6. IEEE, 2011."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132434"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903009","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903009"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":25,"alternative-id":["10.1145\/2902961.2903009","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903009","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}