{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289623,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903010","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"335-340","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors"],"prefix":"10.1145","author":[{"given":"Anastasios","family":"Psarras","sequence":"first","affiliation":[{"name":"Democritus University of Thrace, Xanthi, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junghee","family":"Lee","sequence":"additional","affiliation":[{"name":"University of Texas at San Antonio, San Antonio, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavlos","family":"Mattheakis","sequence":"additional","affiliation":[{"name":"Mentor Graphics, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[{"name":"Democritus University of Thrace, Xanthi, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522344"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485370"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_6_1","volume-title":"DATE","author":"Bjerregaard T.","year":"2007","unstructured":"T. Bjerregaard and et al. A scalable, timing-safe, noc architecture with an integrated clock distribution method . In DATE , 2007 . T. Bjerregaard and et al. A scalable, timing-safe, noc architecture with an integrated clock distribution method. In DATE, 2007."},{"key":"e_1_3_2_1_7_1","first-page":"378","volume-title":"Proc. of HPCA","author":"Chen L.","year":"2015","unstructured":"L. Chen and et al. Power punch: Towards non-blocking power-gating of noc routers . In Proc. of HPCA , pages 378 -- 389 , 2015 . L. Chen and et al. Power punch: Towards non-blocking power-gating of noc routers. In Proc. of HPCA, pages 378--389, 2015."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2504905"},{"key":"e_1_3_2_1_9_1","volume-title":"Towards high-performance bufferless nocs with scepter","author":"Daya B.","year":"2015","unstructured":"B. Daya , L.-S. Peh , and A. Chandrakasan . Towards high-performance bufferless nocs with scepter . IEEE Computer Architecture Letters , 2015 . B. Daya, L.-S. Peh, and A. Chandrakasan. Towards high-performance bufferless nocs with scepter. IEEE Computer Architecture Letters, 2015."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2073832"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558397"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"e_1_3_2_1_14_1","volume-title":"Smart: Single-cycle multi-hop traversals over a shared network-on-chip","author":"Krishna T.","year":"2014","unstructured":"T. Krishna , C.-H. O. Chen , W. C. Kwon , and L.-S. Peh . Smart: Single-cycle multi-hop traversals over a shared network-on-chip . IEEE Micro , May\/June 2014 . T. Krishna, C.-H. O. Chen, W. C. Kwon, and L.-S. Peh. Smart: Single-cycle multi-hop traversals over a shared network-on-chip. IEEE Micro, May\/June 2014."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.25"},{"key":"e_1_3_2_1_16_1","first-page":"358","volume-title":"IEEE SOC Conf.","author":"Lu Y.","year":"2012","unstructured":"Y. Lu and et al. Design of interlock-free combined allocators for networks-on-chip . In IEEE SOC Conf. , pages 358 -- 363 , 2012 . Y. Lu and et al. Design of interlock-free combined allocators for networks-on-chip. In IEEE SOC Conf., pages 358--363, 2012."},{"key":"e_1_3_2_1_17_1","volume-title":"Designing single-cycle long links in hierarchical nocs. Microprocessors and Microsystems, (8):814--825","author":"Manevich R.","year":"2014","unstructured":"R. Manevich and Designing single-cycle long links in hierarchical nocs. Microprocessors and Microsystems, (8):814--825 , 2014 . R. Manevich and et al. Designing single-cycle long links in hierarchical nocs. Microprocessors and Microsystems, (8):814--825, 2014."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_19_1","volume-title":"Proc of. NoCS","author":"I.","year":"2008","unstructured":"I. Miro-Panades and et al. Physical implementation of the dspin network-on-chip in the faust architecture . In Proc of. NoCS , 2008 . I. Miro-Panades and et al. Physical implementation of the dspin network-on-chip in the faust architecture. In Proc of. NoCS, 2008."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"e_1_3_2_1_21_1","volume-title":"VLSI Circuits","author":"P. Salihundam","year":"2010","unstructured":"P. Salihundam et al. A 2Tb\/s 6x4 Mesh Network with DVFS and 2.3Tb\/s\/W router in 45nm CMOS . In VLSI Circuits , 2010 . P. Salihundam et al. A 2Tb\/s 6x4 Mesh Network with DVFS and 2.3Tb\/s\/W router in 45nm CMOS. In VLSI Circuits, 2010."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032422"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193936"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822800"},{"key":"e_1_3_2_1_25_1","volume-title":"Proc of. MICRO","author":"Wang H.","year":"2003","unstructured":"H. Wang , L.-S. Peh , and S. Malik . Power-driven design of router microarchitectures in on-chip networks . In Proc of. MICRO , 2003 . H. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proc of. MICRO, 2003."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1320302.1320834"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903010","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903010"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":26,"alternative-id":["10.1145\/2902961.2903010","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903010","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}