{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T20:26:16Z","timestamp":1775593576903,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61574089"],"award-info":[{"award-number":["61574089"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903012","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"221-226","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["A General Sign Bit Error Correction Scheme for Approximate Adders"],"prefix":"10.1145","author":[{"given":"Rui","family":"Zhou","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"Approximate computing: An emerging paradigm for energy-efficient design","author":"Han J.","year":"2013","unstructured":"J. Han and M. Orshansky , \" Approximate computing: An emerging paradigm for energy-efficient design ,\" in ETS , 2013 , pp. 1 -- 6 . J. Han and M. Orshansky, \"Approximate computing: An emerging paradigm for energy-efficient design,\" in ETS, 2013, pp. 1--6.","journal-title":"ETS"},{"key":"e_1_3_2_1_2_1","first-page":"69","article-title":"An enhanced low-power high speed adder for error-tolerant application","author":"Zhu N.","year":"2009","unstructured":"N. Zhu , W. L. Goh , and K. S. Yeo , \" An enhanced low-power high speed adder for error-tolerant application ,\" in ISIC , 2009 , pp. 69 -- 72 . N. Zhu, W. L. Goh, and K. S. Yeo, \"An enhanced low-power high speed adder for error-tolerant application,\" in ISIC, 2009, pp. 69--72.","journal-title":"ISIC"},{"key":"e_1_3_2_1_3_1","first-page":"130","article-title":"An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems","author":"Kim Y.","year":"2013","unstructured":"Y. Kim , Y. Zhang , and P. Li , \" An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems ,\" in ICCAD , 2013 , pp. 130 -- 137 . Y. Kim, Y. Zhang, and P. Li, \"An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems,\" in ICCAD, 2013, pp. 130--137.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_4_1","first-page":"1449","article-title":"A new approximate adder with low relative error and correct sign calculation","author":"Hu J.","year":"2015","unstructured":"J. Hu and W. Qian , \" A new approximate adder with low relative error and correct sign calculation ,\" in DATE , 2015 , pp. 1449 -- 1454 . J. Hu and W. Qian, \"A new approximate adder with low relative error and correct sign calculation,\" in DATE, 2015, pp. 1449--1454.","journal-title":"DATE"},{"key":"e_1_3_2_1_5_1","first-page":"1257","article-title":"High performance reliable variable latency carry select addition","author":"Du K.","year":"2012","unstructured":"K. Du , P. Varman , and K. Mohanram , \" High performance reliable variable latency carry select addition ,\" in DATE , 2012 , pp. 1257 -- 1262 . K. Du, P. Varman, and K. Mohanram, \"High performance reliable variable latency carry select addition,\" in DATE, 2012, pp. 1257--1262.","journal-title":"DATE"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"e_1_3_2_1_8_1","first-page":"48","article-title":"On reconfiguration-oriented approximate adder design and its application","author":"Ye R.","year":"2013","unstructured":"R. Ye , T. Wang , F. Yuan , R. Kumar , and Q. Xu , \" On reconfiguration-oriented approximate adder design and its application ,\" in ICCAD , 2013 , pp. 48 -- 54 . R. Ye, T. Wang, F. Yuan, R. Kumar, and Q. Xu, \"On reconfiguration-oriented approximate adder design and its application,\" in ICCAD, 2013, pp. 48--54.","journal-title":"ICCAD"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"e_1_3_2_1_10_1","unstructured":"Design Compiler Synopsys Inc. http:\/\/www.synopsys.com  Design Compiler Synopsys Inc. http:\/\/www.synopsys.com"},{"key":"e_1_3_2_1_11_1","unstructured":"Nangate 45nm Library Nangate Inc. http:\/\/www.nangate.com  Nangate 45nm Library Nangate Inc. http:\/\/www.nangate.com"},{"key":"e_1_3_2_1_12_1","volume-title":"dissertation","author":"Roberts L. G.","year":"1963","unstructured":"L. G. Roberts , \"Machine perception of three-dimensional soups,\" Ph. D. dissertation , Massachusetts Institute of Technology , 1963 . L. G. Roberts, \"Machine perception of three-dimensional soups,\" Ph.D. dissertation, Massachusetts Institute of Technology, 1963."},{"key":"e_1_3_2_1_13_1","unstructured":"Image databases: standard test images http:\/\/www.imageprocessingplace.com\/root_files_V3\/image_databases.htm  Image databases: standard test images http:\/\/www.imageprocessingplace.com\/root_files_V3\/image_databases.htm"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","location":"Boston Massachusetts USA","acronym":"GLSVLSI '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903012","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903012"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":13,"alternative-id":["10.1145\/2902961.2903012","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903012","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}