{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289005,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Japan Society for the Promotion of Science","award":["KAKENHI 15K15960","KAKENHI 26280014"],"award-info":[{"award-number":["KAKENHI 15K15960","KAKENHI 26280014"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903013","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"203-208","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Workload-Aware Worst Path Analysis of Processor-Scale NBTI Degradation"],"prefix":"10.1145","author":[{"given":"Song","family":"Bian","sequence":"first","affiliation":[{"name":"Kyoto University, Kyoto, Japan"}]},{"given":"Michihiro","family":"Shintani","sequence":"additional","affiliation":[{"name":"Kyoto University, Kyoto, Japan"}]},{"given":"Shumpei","family":"Morita","sequence":"additional","affiliation":[{"name":"Kyoto University, Kyoto, Japan"}]},{"given":"Hiromitsu","family":"Awano","sequence":"additional","affiliation":[{"name":"Kyoto University, Kyoto, Japan"}]},{"given":"Masayuki","family":"Hiromoto","sequence":"additional","affiliation":[{"name":"Kyoto University, Kyoto, Japan"}]},{"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[{"name":"Kyoto University, Kyoto, Japan"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"OpenCores. http:\/\/www.opencores.org  OpenCores. http:\/\/www.opencores.org"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"e_1_3_2_1_3_1","first-page":"1027","volume-title":"Proc. ACM-SIAM Symp. Discrete Algorithms","author":"Arthur D.","year":"2007"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2327164"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755886"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"e_1_3_2_1_7_1","first-page":"307","volume-title":"Proc. ISQED","author":"Bian S.","year":"2016"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2348839.2348849"},{"key":"e_1_3_2_1_9_1","first-page":"604","volume-title":"Proc. ICCAD","author":"Chavet C.","year":"2007"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561840"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/0306-4573(89)90048-4"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840827"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450508"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228506"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195975"},{"key":"e_1_3_2_1_17_1","unstructured":"Mentor Graphics Inc. ModelSim SE 10.2c.  Mentor Graphics Inc. ModelSim SE 10.2c."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"e_1_3_2_1_19_1","unstructured":"Si2.org. Nangate 45nm open cell library. http:\/\/www.si2.org.  Si2.org. Nangate 45nm open cell library. http:\/\/www.si2.org."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810381"},{"key":"e_1_3_2_1_21_1","unstructured":"Synopsys Inc. Design Compiler I-2013.06.  Synopsys Inc. Design Compiler I-2013.06."},{"key":"e_1_3_2_1_22_1","unstructured":"Synopsys Inc. PrimeTime Fundamental H-2013.06.  Synopsys Inc. PrimeTime Fundamental H-2013.06."},{"key":"e_1_3_2_1_23_1","unstructured":"Synopsys Inc. PrimeTime PX H-2013.06.  Synopsys Inc. PrimeTime PX H-2013.06."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903013","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903013"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":23,"alternative-id":["10.1145\/2902961.2903013","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903013","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}