{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:31:49Z","timestamp":1766136709093,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903016","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"239-244","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["8T1R"],"prefix":"10.1145","author":[{"given":"Amr M.S. Tosson","family":"Abdelwahed","sequence":"first","affiliation":[{"name":"University of Waterloo, Waterloo, ON, Canada"}]},{"given":"Adam","family":"Neale","sequence":"additional","affiliation":[{"name":"University of Waterloo, Waterloo, ON, Canada"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[{"name":"American University at Cairo, Cairo, Egypt"}]},{"given":"Lan","family":"Wei","sequence":"additional","affiliation":[{"name":"University of Waterloo, Waterloo, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"128","article-title":"Stable SRAM cell design for the 32 nm node and beyond","author":"L.","year":"2005","unstructured":"L. Chang phet al. , \" Stable SRAM cell design for the 32 nm node and beyond ,\" in Symp. on Digest of Technical Papers in VLSI Technology , Jun. 2005 , pp. 128 -- 129 . L. Chang phet al., \"Stable SRAM cell design for the 32 nm node and beyond,\" in Symp. on Digest of Technical Papers in VLSI Technology, Jun. 2005, pp. 128--129.","journal-title":"Symp. on Digest of Technical Papers in VLSI Technology"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010101"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859315"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885057"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"e_1_3_2_1_11_1","first-page":"41","volume-title":"Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","author":"Z.","year":"2014","unstructured":"Z. Jiang phet al., \"Verilog-A compact model for oxide-based resistive random access memory (RRAM),\" in Proc. of Int . Conference on Simulation of Semiconductor Processes and Devices (SISPAD) , Sept. 2014 , pp. 41 -- 44 . Z.Jiang phet al., \"Verilog-A compact model for oxide-based resistive random access memory (RRAM),\" in Proc. of Int. Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Sept. 2014, pp. 41 -- 44."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2264476"},{"key":"e_1_3_2_1_14_1","first-page":"27","volume-title":"Electron Devices Meeting (IEDM)","author":"W.","year":"2006","unstructured":"W. Wang phet al., \"Nonvolatile SRAM cell,\" in phInt. Electron Devices Meeting (IEDM) , Dec. 2006 , pp. 27 -- 30 . W. Wang phet al., \"Nonvolatile SRAM cell,\" in phInt. Electron Devices Meeting (IEDM), Dec. 2006, pp. 27 -- 30."},{"key":"e_1_3_2_1_15_1","first-page":"531","volume-title":"Dig. Papers","author":"S.","year":"2009","unstructured":"S. Yamamoto phet al., \"NonvolatileSRAM (NV-SRAM) using functional MOSFET merged with resistive switching devices,\" in phIEEE Custom Integrated Circuits Conf. (CICC) Tech . Dig. Papers , Sep. 2009 , pp. 531 -- 534 . S.Yamamoto phet al., \"NonvolatileSRAM (NV-SRAM) using functional MOSFET merged with resistive switching devices,\" in phIEEE Custom Integrated Circuits Conf. (CICC) Tech. Dig. Papers, Sep. 2009, pp. 531 -- 534."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"e_1_3_2_1_17_1","first-page":"329","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"M.-F.","year":"2012","unstructured":"M.-F. Chang phet al., \"Endurance-aware circuit designs of nonvolatile logic and nonvolatile SRAM using resistive memory (memristor) device,\" in Proc . Asia and South Pacific Design Automation Conference (ASP-DAC) , Feb. 2012 , pp. 329 -- 334 . M.-F. Chang phet al., \"Endurance-aware circuit designs of nonvolatile logic and nonvolatile SRAM using resistive memory (memristor) device,\" in Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), Feb. 2012, pp. 329 -- 334."},{"key":"e_1_3_2_1_18_1","first-page":"6.4.1","volume-title":"Proc. IEEE Int. Electron Devices Meeting (IEDM)","author":"Y.-W.","year":"2014","unstructured":"Y.-W. Chin phet al., \"Point Twin-bit RRAM in 3D Interweaved Cross-point Array by Cu BEOL Process ,\" in Proc. IEEE Int. Electron Devices Meeting (IEDM) , Dec. 2014 , pp. 6.4.1 -- 6.4.4 . Y.-W. Chin phet al., \"Point Twin-bit RRAM in 3D Interweaved Cross-point Array by Cu BEOL Process,\" in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2014, pp. 6.4.1 -- 6.4.4."},{"key":"e_1_3_2_1_19_1","first-page":"406","volume-title":"IEEE Int. Solid-State Circuits Conference (ISSCC)","year":"2012","unstructured":"Liaw ph with monolithically stacked RRAM-based configuration memory,\" in Proc . IEEE Int. Solid-State Circuits Conference (ISSCC) , 2012 , pp. 406 -- 408 . Liaw phet al., \"Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory,\" in Proc. IEEE Int. Solid-State Circuits Conference (ISSCC), 2012, pp. 406 -- 408."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"volume-title":"University of Michigan","year":"2010","key":"e_1_3_2_1_21_1","unstructured":"S.H.Jo, \"Nanoscale memristive devices for memory and logic applications,\" PhD thesis , University of Michigan , 2010 . S.H.Jo, \"Nanoscale memristive devices for memory and logic applications,\" PhD thesis, University of Michigan, 2010."},{"key":"e_1_3_2_1_22_1","first-page":"31.3.1","volume-title":"Electron Devices Meeting (IEDM)","author":"S.","year":"2011","unstructured":"Y. S. Chen et al., \"Challenges and opportunities for HfOx based resistive random access memory,\" in Proc. of IEEE Int . Electron Devices Meeting (IEDM) , Dec. 2011 , pp. 31.3.1 -- 31.3.4 . Y.S.Chen et al., \"Challenges and opportunities for HfOx based resistive random access memory,\" in Proc. of IEEE Int. Electron Devices Meeting (IEDM), Dec. 2011, pp. 31.3.1 -- 31.3.4."},{"key":"e_1_3_2_1_23_1","volume-title":"Nanometer Variation-Tolerant SRAM: Circuits and Statistical Design for Yield","author":"Abu-Rahma M. H.","year":"2012","unstructured":"M. H. Abu-Rahma and M. Anis , Nanometer Variation-Tolerant SRAM: Circuits and Statistical Design for Yield . Springer , 2012 . M. H. Abu-Rahma and M. Anis, Nanometer Variation-Tolerant SRAM: Circuits and Statistical Design for Yield. Springer, 2012."},{"key":"e_1_3_2_1_24_1","first-page":"245","volume-title":"Nov. 2013","author":"S.","unstructured":"S.- S. Sheu phet al., \"A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application,\" in Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC) , Nov. 2013 , pp. 245 -- 248 . S.-S.Sheu phet al., \"A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application,\" in Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov. 2013, pp. 245 -- 248."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903016","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903016"}},"subtitle":["A Novel Low-power High-speed RRAM-based Non-volatile SRAM Design"],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":24,"alternative-id":["10.1145\/2902961.2903016","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903016","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}