{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T16:06:12Z","timestamp":1774022772917,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903017","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"227-232","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["RRAM Refresh Circuit"],"prefix":"10.1145","author":[{"given":"Amr M.S.","family":"Tosson","sequence":"first","affiliation":[{"name":"University of Waterloo, Waterloo, ON, Canada"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[{"name":"American University at Cairo, Cairo, Egypt"}]},{"given":"Lan","family":"Wei","sequence":"additional","affiliation":[{"name":"University of Waterloo, Waterloo, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"M. Pasotti et al. \"An application specific embeddable flash memory system for non-volatile storage of code data and bit-streams for embedded FPGA configurations \" in Symposium on VLSI circuits Digest of Technical Papers pp. 213 -- 216 June 2003. M. Pasotti et al. \"An application specific embeddable flash memory system for non-volatile storage of code data and bit-streams for embedded FPGA configurations \" in Symposium on VLSI circuits Digest of Technical Papers pp. 213 -- 216 June 2003.","DOI":"10.1109\/VLSIC.2003.1221206"},{"key":"e_1_3_2_1_2_1","first-page":"692","volume-title":"Computers and Signal Processing","author":"Jex J.","year":"1991","unstructured":"J. Jex , \" Flash memory BIOS for PC and notebook computers,\" in IEEE Pacific Rim Conference on Communications , Computers and Signal Processing , pp. 692 -- 695 , May 1991 . J.Jex, \"Flash memory BIOS for PC and notebook computers,\" in IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pp. 692 -- 695, May 1991."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004319"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_5_1","first-page":"114","volume-title":"Phase Change Memory advanced electrical characterization for conventional and alternative applications,\" in IEEE International Conference on Microelectronic Test Structures (ICMTS)","author":"Toffoli A.","year":"2012","unstructured":"A. Toffoli , \" Phase Change Memory advanced electrical characterization for conventional and alternative applications,\" in IEEE International Conference on Microelectronic Test Structures (ICMTS) , pp. 114 -- 118 , Mar. 2012 . A.Toffoli et al., \"Phase Change Memory advanced electrical characterization for conventional and alternative applications,\" in IEEE International Conference on Microelectronic Test Structures (ICMTS), pp. 114 -- 118, Mar. 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2264476"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Automation and Test in Europe (DATE) Conference","author":"C. Xu","year":"2011","unstructured":"C. Xu et al., \" Design Implications of Memristor-Based RRAM Cross-Point Structures ,\" in Design , Automation and Test in Europe (DATE) Conference , pp. 1 -- 6 , Mar. 2011 . C. Xu et al., \"Design Implications of Memristor-Based RRAM Cross-Point Structures,\" in Design, Automation and Test in Europe (DATE) Conference, pp. 1 -- 6, Mar. 2011."},{"key":"e_1_3_2_1_10_1","first-page":"6.4.1","volume-title":"Proc. IEEE Int. Electron Devices Meeting (IEDM)","author":"Chin Y.-W.","year":"2014","unstructured":"Y.-W. Chin Point Twin-bit RRAM in 3D Interweaved Cross-point Array by Cu BEOL Process ,\" in Proc. IEEE Int. Electron Devices Meeting (IEDM) , pp. 6.4.1 -- 66.4.4 , Dec. 2014 . Y.-W. Chin et al., \"Point Twin-bit RRAM in 3D Interweaved Cross-point Array by Cu BEOL Process,\" in Proc. IEEE Int. Electron Devices Meeting (IEDM), pp. 6.4.1 -- 6.4.4, Dec. 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2218607"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Programming strategies to improve energy efficiency and reliability of ReRAM Memory Systems,\" in IEEE Workshop on Signal Processing Systems (SiPS)","author":"Mao M.","year":"2015","unstructured":"M. Mao , \" Programming strategies to improve energy efficiency and reliability of ReRAM Memory Systems,\" in IEEE Workshop on Signal Processing Systems (SiPS) , pp. 1 -- 6 , Oct. 2015 . M.Mao et al., \"Programming strategies to improve energy efficiency and reliability of ReRAM Memory Systems,\" in IEEE Workshop on Signal Processing Systems (SiPS), pp. 1 -- 6, Oct. 2015."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2251857"},{"key":"e_1_3_2_1_14_1","first-page":"20.3.1","volume-title":"Understanding of the Endurance Failure in Scaled HfO2-based 1T1R RRAM through Vacancy Mobility Degradation,\" in IEEE International Electron Devices Meeting (IEDM)","author":"Chen Y.Y.","year":"2012","unstructured":"Y.Y. Chen , \" Understanding of the Endurance Failure in Scaled HfO2-based 1T1R RRAM through Vacancy Mobility Degradation,\" in IEEE International Electron Devices Meeting (IEDM) , pp. 20.3.1 -- 20.3.4 , Dec. 2012 . Y.Y.Chen et al., \"Understanding of the Endurance Failure in Scaled HfO2-based 1T1R RRAM through Vacancy Mobility Degradation,\" in IEEE International Electron Devices Meeting (IEDM), pp. 20.3.1 -- 20.3.4, Dec. 2012."},{"key":"e_1_3_2_1_15_1","first-page":"10.1.1","volume-title":"Improvement of data retention in HfO2 \/ Hf 1T1R RRAM cell under low operating current,\" in IEEE International Electron Devices Meeting (IEDM)","author":"Chen Y.Y.","year":"2013","unstructured":"Y.Y. Chen , \" Improvement of data retention in HfO2 \/ Hf 1T1R RRAM cell under low operating current,\" in IEEE International Electron Devices Meeting (IEDM) , pp. 10.1.1 -- 10.1.4 , Dec. 2013 . Y.Y.Chen et al., \"Improvement of data retention in HfO2 \/ Hf 1T1R RRAM cell under low operating current,\" in IEEE International Electron Devices Meeting (IEDM), pp. 10.1.1 -- 10.1.4, Dec. 2013."},{"key":"e_1_3_2_1_16_1","volume-title":"Data retention statistics and modeling in HfO2 resistive switching memories,\" in IEEE International Reliability Physics Symposium (IRPS)","author":"Ambrogio S.","year":"2015","unstructured":"S. Ambrogio , \" Data retention statistics and modeling in HfO2 resistive switching memories,\" in IEEE International Reliability Physics Symposium (IRPS) , pp. M.Y.1 -- M.Y. 6, Apr. 2015 . S.Ambrogio et al., \"Data retention statistics and modeling in HfO2 resistive switching memories,\" in IEEE International Reliability Physics Symposium (IRPS), pp. M.Y.1 -- M.Y.6, Apr. 2015."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_3_2_1_18_1","first-page":"314","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC)","author":"D. Shinkel","year":"2007","unstructured":"D. Shinkel et al., \" A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+ Hold Time ,\" in IEEE International Solid-State Circuits Conference (ISSCC) , pp. 314 -- 315 , Feb. 2007 . D. Shinkel et al., \"A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time,\" in IEEE International Solid-State Circuits Conference (ISSCC), pp. 314--315, Feb. 2007."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","location":"Boston Massachusetts USA","acronym":"GLSVLSI '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903017","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903017"}},"subtitle":["A Proposed Solution To Resolve The Soft-Error Failures For HfO<sub>2<\/sub>\/Hf 1T1R RRAM Memory Cell"],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":18,"alternative-id":["10.1145\/2902961.2903017","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903017","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}