{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289600,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903020","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"257-262","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Inter-Tier Crosstalk Noise On Power Delivery Networks For 3-D ICs With Inductively-Coupled Interconnects"],"prefix":"10.1145","author":[{"given":"Ioannis A.","family":"Papistas","sequence":"first","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007458"},{"key":"e_1_3_2_1_2_1","first-page":"477","volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design","author":"J.","year":"2010","unstructured":"J. Ouyang phet al., \"Evaluation of Using Inductive\/Capacitive-Coupling Vertical Interconnects in 3 D Network-on- Chip ,\" Proceedings of the IEEE International Conference on Computer-Aided Design , pp. 477 -- 482 , November 2010 . J. Ouyang phet al., \"Evaluation of Using Inductive\/Capacitive-Coupling Vertical Interconnects in 3D Network-on-Chip,\" Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 477--482, November 2010."},{"key":"e_1_3_2_1_3_1","first-page":"1","article-title":"Bandwidth-to-Area Comparison of Through Silicon Vias and Inductive Links for 3-D ICs","author":"Papistas I. A.","year":"2015","unstructured":"I. A. Papistas and V. F. Pavlidis , \" Bandwidth-to-Area Comparison of Through Silicon Vias and Inductive Links for 3-D ICs ,\" Proceedings of the IEEE European Conference on Circuit Theory and Design , pp. 1 -- 4 , August 2015 . I. A. Papistas and V. F. Pavlidis, \"Bandwidth-to-Area Comparison of Through Silicon Vias and Inductive Links for 3-D ICs,\" Proceedings of the IEEE European Conference on Circuit Theory and Design, pp. 1--4, August 2015.","journal-title":"Proceedings of the IEEE European Conference on Circuit Theory and Design"},{"key":"e_1_3_2_1_4_1","first-page":"1031","volume-title":"Proceedings of the IEEE Electronic Components and Technology Conference","author":"Lau J.","year":"2010","unstructured":"J. Lau , \" TSV Manufacturing Yield and Hidden Costs for 3 D IC Integration ,\" Proceedings of the IEEE Electronic Components and Technology Conference , pp. 1031 -- 1042 , June 2010 . J. Lau, \"TSV Manufacturing Yield and Hidden Costs for 3D IC Integration,\" Proceedings of the IEEE Electronic Components and Technology Conference, pp. 1031--1042, June 2010."},{"key":"e_1_3_2_1_5_1","first-page":"99","volume-title":"Cross Talk Countermeasures in Inductive Inter-Chip Wireless Superconnect,\" phProceedings of the IEEE Custom Integrated Circuits Conference","author":"Miura N.","year":"2004","unstructured":"N. Miura , \" Cross Talk Countermeasures in Inductive Inter-Chip Wireless Superconnect,\" phProceedings of the IEEE Custom Integrated Circuits Conference , pp. 99 -- 102 , October 2004 . N. Miura et al., \"Cross Talk Countermeasures in Inductive Inter-Chip Wireless Superconnect,\" phProceedings of the IEEE Custom Integrated Circuits Conference, pp. 99--102, October 2004."},{"key":"e_1_3_2_1_6_1","volume-title":"Springer","author":"N.","year":"2010","unstructured":"N. Miura phet al., \"Inductive Coupled Communications,\" in phCoupled Data Communication Techniques for High-Performance and Low-Power Computing, pp. 79--125, ISBN : 978--1--4419--6587--5 . Springer , 2010 . N. Miura phet al., \"Inductive Coupled Communications,\" in phCoupled Data Communication Techniques for High-Performance and Low-Power Computing, pp. 79--125, ISBN: 978--1--4419--6587--5. Springer, 2010."},{"issue":"2","key":"e_1_3_2_1_7_1","first-page":"249","article-title":"A 1 TB\/s 1 pJ\/b 6.4 QDR Inductive-Coupling Interface Between 65-nm CMOS Logic and Emulated 100-nm DRAM,\" phIEEE Journal on Emerging and Selected Topics","volume":"2","author":"Miura N.","year":"2012","unstructured":"N. Miura , \" A 1 TB\/s 1 pJ\/b 6.4 QDR Inductive-Coupling Interface Between 65-nm CMOS Logic and Emulated 100-nm DRAM,\" phIEEE Journal on Emerging and Selected Topics in Circuits and Systems , Vol. 2 , No. 2 , pp. 249 -- 256 , May 2012 . N. Miura et al., \"A 1 TB\/s 1 pJ\/b 6.4 QDR Inductive-Coupling Interface Between 65-nm CMOS Logic and Emulated 100-nm DRAM,\" phIEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol. 2, No. 2, pp. 249--256, May 2012.","journal-title":"Circuits and Systems"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357798"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889354"},{"key":"e_1_3_2_1_10_1","first-page":"131","volume-title":"IEEE Asian Solid-State Circuits Conference","author":"Niitsu K.","year":"2007","unstructured":"K. Niitsu SRAM Circuits in 65 nm CMOS Inductive-Coupling Link ,\" IEEE Asian Solid-State Circuits Conference , pp. 131 -- 134 , November 2007 . K. Niitsu et al., \"Interference From Power\/Signal Lines and To SRAM Circuits in 65 nm CMOS Inductive-Coupling Link,\" IEEE Asian Solid-State Circuits Conference, pp. 131--134, November 2007."},{"key":"e_1_3_2_1_11_1","volume-title":"Nutwood UK","author":"Armstrong E. K.","year":"2010","unstructured":"E. K. Armstrong , The Physical Basis of E MC. ISBN : 978-0955511837 . Nutwood UK , 2010 . E. K. Armstrong, The Physical Basis of EMC. ISBN: 978-0955511837. Nutwood UK, 2010."},{"key":"e_1_3_2_1_12_1","volume-title":"Power Distribution Networks with On-Chip Decoupling Capacitors. ISBN: 978--1--4419--7870--7","author":"Popovich M.","year":"2007","unstructured":"M. Popovich , Power Distribution Networks with On-Chip Decoupling Capacitors. ISBN: 978--1--4419--7870--7 . Springer Science & Business Media , 2007 . M. Popovich et al., Power Distribution Networks with On-Chip Decoupling Capacitors. ISBN: 978--1--4419--7870--7. Springer Science & Business Media, 2007."},{"key":"e_1_3_2_1_13_1","volume-title":"phMicrowave Engineering. ISBN: 978--81--265--4190--5","author":"Pozar D. M.","year":"2010","unstructured":"D. M. Pozar , phMicrowave Engineering. ISBN: 978--81--265--4190--5 . Wiley , 4 th Edition, 2010 . D. M. Pozar, phMicrowave Engineering. ISBN: 978--81--265--4190--5. Wiley, 4th Edition, 2010.","edition":"4"},{"key":"e_1_3_2_1_14_1","unstructured":"Predictive Technology Models (PTM). {Online}. Available: http:\/\/ptm.asu.edu\/\\BIBentrySTDinterwordspacing  Predictive Technology Models (PTM). {Online}. Available: http:\/\/ptm.asu.edu\/\\BIBentrySTDinterwordspacing"},{"volume-title":"December","year":"2014","key":"e_1_3_2_1_15_1","unstructured":"Ansys Electronics Desktop , v16, Ansys , December 2014 . {Online}. Available: http:\/\/www.ansys.com\/. Ansys Electronics Desktop, v16, Ansys, December 2014. {Online}. Available: http:\/\/www.ansys.com\/."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668989"},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Proceedings of the International Conference on Electronic Packaging Technology and High Density Packaging","author":"W.","year":"2011","unstructured":"W. Koh phet al., \"Copper Pillar Bump Technology Progress Overview,\" Proceedings of the International Conference on Electronic Packaging Technology and High Density Packaging , pp. 1 -- 5 , August 2011 . W. Koh phet al., \"Copper Pillar Bump Technology Progress Overview,\" Proceedings of the International Conference on Electronic Packaging Technology and High Density Packaging, pp. 1--5, August 2011."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903020","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903020"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":17,"alternative-id":["10.1145\/2902961.2903020","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903020","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}