{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:41:43Z","timestamp":1774964503757,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903022","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"409-414","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Low-Power Multi-Port Memory Architecture based on Spin Orbit Torque Magnetic Devices"],"prefix":"10.1145","author":[{"given":"Rajendra","family":"Bishnoi","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"key":"e_1_3_2_1_2_1","first-page":"27","article-title":"The architecture and evolution of cpu-gpu systems for general purpose computing. By University of California","author":"Arora M.","year":"2012","journal-title":"San Diago"},{"key":"e_1_3_2_1_3_1","unstructured":"NVIDIA Whitepaper: Kepler GK110\/210 GPU Computing Architecture. Available: http:\/\/international.download.nvidia.com\/pdf\/kepler\/NVIDIA-Kepler-GK110-GK210-Architecture-Whitepaper.pdf.  NVIDIA Whitepaper: Kepler GK110\/210 GPU Computing Architecture. Available: http:\/\/international.download.nvidia.com\/pdf\/kepler\/NVIDIA-Kepler-GK110-GK210-Architecture-Whitepaper.pdf."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.18"},{"key":"e_1_3_2_1_5_1","unstructured":"International Technology Roadmap for Semiconductors. Available: http:\/\/www.itrs.net 2013.  International Technology Roadmap for Semiconductors. Available: http:\/\/www.itrs.net 2013."},{"issue":"3","key":"e_1_3_2_1_6_1","first-page":"367","article-title":"Evaluation of Hybrid Memory Technologies using SOT-MRAM for On-Chip Cache Hierarchy","volume":"34","author":"Oboril F.","year":"2015","journal-title":"TCAD"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Applied Physics Letters 2014 105 21 Ultrafast magnetization switching by spin-orbit torques","DOI":"10.1063\/1.4902443"},{"key":"e_1_3_2_1_8_1","volume-title":"ASPDAC","author":"Bishnoi R.","year":"2016"},{"key":"e_1_3_2_1_9_1","first-page":"375","article-title":"Magnetic non-volatile ip- op with spin-Hall assistance","volume":"9","author":"Wang Z.","year":"2015","journal-title":"Rapid Research Letters"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/LMAG.2015.2422260","article-title":"Spin-hall magnetic random-access memory with dual read\/write ports for on-chip caches","volume":"6","author":"Seo Y.","year":"2015","journal-title":"Magnetics Letters"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485494"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059054"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2010.0336"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.0372"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2297397"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2305695"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2616828"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","location":"Boston Massachusetts USA","acronym":"GLSVLSI '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903022","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903022"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":22,"alternative-id":["10.1145\/2902961.2903022","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903022","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}