{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289261,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903030","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"439-444","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Load Balanced On-Chip Power Delivery for Average Current Demand"],"prefix":"10.1145","author":[{"given":"Divya","family":"Pathak","sequence":"first","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad Hossein","family":"Hajkazemi","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad Khavari","family":"Tavana","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"123","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture","author":"Kim W.","year":"2008","unstructured":"W. Kim DVFS Using On-chip Switching Regulators ,\" Proceedings of the International Symposium on High Performance Computer Architecture , pp. 123 -- 134 , February 2008 . W. Kim et al, \"System Level Analysis of Fast, Per-Core DVFS Using On-chip Switching Regulators,\" Proceedings of the International Symposium on High Performance Computer Architecture, pp. 123--134, February 2008."},{"key":"e_1_3_2_1_2_1","first-page":"432","volume-title":"IEEE Applied Power Electronics Conference and Exposition","author":"Burton E.A.","year":"2014","unstructured":"E.A. Burton IEEE Applied Power Electronics Conference and Exposition , pp. 432 -- 439 , March 2014 . E.A. Burton et al, \"FIVR-Fully Integrated Voltage Regulators on 4th Generation Intel Core SoCs,\" IEEE Applied Power Electronics Conference and Exposition, pp. 432--439, March 2014."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2358553"},{"key":"e_1_3_2_1_4_1","unstructured":"mersenne.org \"Great Internet Mersenne Prime Search \" http:\/\/www.mersenne.org\/download\/#stresstest.  mersenne.org \"Great Internet Mersenne Prime Search \" http:\/\/www.mersenne.org\/download\/#stresstest."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2396998"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2389827"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.06.003"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357168"},{"key":"e_1_3_2_1_11_1","series-title":"of 2","first-page":"819","volume-title":"Part 2","author":"Tullsen D.M.","year":"1996","unstructured":"D.M. Tullsen , \\Simulation and Modeling of a Simultaneous Multithreading Processor,\" Proceedings of the International Conference for the Resource Management & Performance Evaluation of Enterprise Computing Systems, CMG. Part 2 ( of 2 ), pp. 819 -- 828 , 1996 . D.M. Tullsen, \\Simulation and Modeling of a Simultaneous Multithreading Processor,\" Proceedings of the International Conference for the Resource Management & Performance Evaluation of Enterprise Computing Systems, CMG. Part 2(of 2), pp. 819--828, 1996."},{"key":"e_1_3_2_1_12_1","volume-title":"High Performance Integrated Circuit Design","author":"Salman E.","year":"2012","unstructured":"E. Salman and E.G. Friedman , High Performance Integrated Circuit Design , McGraw Hill , 2012 . E. Salman and E.G. Friedman, High Performance Integrated Circuit Design, McGraw Hill, 2012."},{"key":"e_1_3_2_1_13_1","unstructured":"Texas Instruments \"WEBENCH Design Center \" http:\/\/webench.ti.com..  Texas Instruments \"WEBENCH Design Center \" http:\/\/webench.ti.com.."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903030","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903030"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":13,"alternative-id":["10.1145\/2902961.2903030","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903030","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}