{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289213,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation (NSF)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903031","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"415-420","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Optimizing the Operating Voltage of Tunnel FET-Based SRAM Arrays Equipped with Read\/Write Assist Circuitry"],"prefix":"10.1145","author":[{"given":"Hassan","family":"Afzali-Kusha","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alireza","family":"Shafaei","sequence":"additional","affiliation":[{"name":"Univeristy of Southern California, Los Angleles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"Univeristy of Southern California, Los Angleles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2012. {Online}.Available:http:\/\/www.itrs.net\/Links\/2012ITRS\/Home2012.htm  International Technology Roadmap for Semiconductors 2012. {Online}.Available:http:\/\/www.itrs.net\/Links\/2012ITRS\/Home2012.htm"},{"key":"e_1_3_2_1_2_1","first-page":"158","volume-title":"IEEE Symp. VLSI Circuits","author":"Yabuuchi M.","year":"2009"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"e_1_3_2_1_4_1","first-page":"9","volume-title":"ASQED","author":"Ahmadimehr A.-R.","year":"2009"},{"key":"e_1_3_2_1_5_1","first-page":"480","volume-title":"ISSCC","author":"Calhoun B.","year":"2006"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.114547"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2010.06.009"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594287"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.821575"},{"volume-title":"TU Munchen","year":"2003","author":"Wang P. F.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","first-page":"47","volume-title":"Device Research Conference","author":"Mookerjea S.","year":"2008"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"},{"key":"e_1_3_2_1_13_1","first-page":"25","volume-title":"15th Int. Conf. ULIS","author":"Lu H.","year":"2014"},{"key":"e_1_3_2_1_14_1","unstructured":"http:\/\/www-device.eecs.berkeley.edu\/bsim\/?page=BSIMIMG  http:\/\/www-device.eecs.berkeley.edu\/bsim\/?page=BSIMIMG"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2033110"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"IEDM","author":"Mookerjea S.","year":"2009"},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Design Automation and Test in Europe Conference (DATE)","author":"Yang X.","year":"2011"},{"key":"e_1_3_2_1_18_1","first-page":"230","volume-title":"ISSCC","author":"Zhang K.","year":"2012"},{"key":"e_1_3_2_1_19_1","first-page":"806","volume-title":"Proc. ICECS","author":"Wang C. C.","year":"2003"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"T. Song et al. \"A 14nm FinFET 128Mb 6T SRAM with VMIN enhancement techniques for low-power applications \" ISSCC Feb 2014.  T. Song et al. \"A 14nm FinFET 128Mb 6T SRAM with VMIN enhancement techniques for low-power applications \" ISSCC Feb 2014.","DOI":"10.1109\/ISSCC.2014.6757413"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"E. Karl et al. \"A 0.6V 1.5GHz 84Mb SRAM Design in 14nm FinFET CMOS Technology \" ISSCC Feb 2015.  E. Karl et al. \"A 0.6V 1.5GHz 84Mb SRAM Design in 14nm FinFET CMOS Technology \" ISSCC Feb 2015.","DOI":"10.1109\/ISSCC.2015.7063050"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903031","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903031"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":22,"alternative-id":["10.1145\/2902961.2903031","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903031","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}