{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:29Z","timestamp":1750306289291,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903033","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"293-298","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Extracting Designs of Secure IPs Using FPGA CAD Tools"],"prefix":"10.1145","author":[{"given":"Vincent","family":"Mirian","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Paul","family":"Chow","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Austin Lesea. IP Security in FPGAs 2007.  Austin Lesea. IP Security in FPGAs 2007."},{"key":"e_1_3_2_1_2_1","unstructured":"Xilinx Inc. ISE Design Suite 14: Release Notes Installation and Licensing 2013.  Xilinx Inc. ISE Design Suite 14: Release Notes Installation and Licensing 2013."},{"key":"e_1_3_2_1_3_1","unstructured":"Xilinx Inc. Vivado Design Suite User Guide 2015.  Xilinx Inc. Vivado Design Suite User Guide 2015."},{"key":"e_1_3_2_1_4_1","unstructured":"IEEE Standard. 1735--2014 - IEEE Approved Draft Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). https:\/\/standards.ieee.org\/findstds\/standard\/1735--2014.html 2014.  IEEE Standard. 1735--2014 - IEEE Approved Draft Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). https:\/\/standards.ieee.org\/findstds\/standard\/1735--2014.html 2014."},{"key":"e_1_3_2_1_5_1","unstructured":"Government Electronics & Information Technology Association. EIA 682:1996 Edif Version 400 Electronic Design Interchange Format 1996.  Government Electronics & Information Technology Association. EIA 682:1996 Edif Version 400 Electronic Design Interchange Format 1996."},{"key":"e_1_3_2_1_6_1","unstructured":"Xilinx Inc. Command Line Tools User Guide 2012.  Xilinx Inc. Command Line Tools User Guide 2012."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_1_8_1","unstructured":"Synopsys. Design compiler user guide 2011.  Synopsys. Design compiler user guide 2011."},{"key":"e_1_3_2_1_9_1","unstructured":"Cadence. Encounter user guide 2010.  Cadence. Encounter user guide 2010."},{"key":"e_1_3_2_1_10_1","unstructured":"Synopsys. Primetime user guide: Advanced timing analysis 2007.  Synopsys. Primetime user guide: Advanced timing analysis 2007."},{"key":"e_1_3_2_1_11_1","unstructured":"Xilinx Inc. Virtex-6 Libraries Guide for HDL Designs 2009.  Xilinx Inc. Virtex-6 Libraries Guide for HDL Designs 2009."},{"key":"e_1_3_2_1_12_1","unstructured":"Xilinx Inc. Virtex-6 FPGA DSP48E1 Slice 2011.  Xilinx Inc. Virtex-6 FPGA DSP48E1 Slice 2011."},{"key":"e_1_3_2_1_13_1","unstructured":"Xilinx Inc. Virtex-6 FPGA Memory Resources 2014.  Xilinx Inc. Virtex-6 FPGA Memory Resources 2014."},{"key":"e_1_3_2_1_14_1","unstructured":"Synopsys Inc. DesignWare Building Block IP 2010.  Synopsys Inc. DesignWare Building Block IP 2010."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Arlindo Oliveira. Techniques for the creation of digital watermarks in sequential circuit designs 2001.  Arlindo Oliveira. Techniques for the creation of digital watermarks in sequential circuit designs 2001.","DOI":"10.1109\/43.945306"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/647597.731874"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288606"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278483"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903033","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:03Z","timestamp":1750221543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903033"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":19,"alternative-id":["10.1145\/2902961.2903033","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903033","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}