{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:55:14Z","timestamp":1763459714713,"version":"3.45.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T00:00:00Z","timestamp":1495065600000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006221","name":"United States - Israel Binational Science Foundation","doi-asserted-by":"publisher","award":["2012139,"],"award-info":[{"award-number":["2012139,"]}],"id":[{"id":"10.13039\/100006221","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1329374, CCF-1526466, CNS-1548078"],"award-info":[{"award-number":["CCF-1329374, CCF-1526466, CNS-1548078"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"IARPA","award":["W911NF-14-C-0089"],"award-info":[{"award-number":["W911NF-14-C-0089"]}]},{"DOI":"10.13039\/100004351","name":"Cisco Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903035","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T14:21:10Z","timestamp":1463149270000},"page":"233-238","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploratory Power Noise Models of Standard Cell 14, 10, and 7 nm FinFET ICs"],"prefix":"10.1145","author":[{"given":"Ravi","family":"Patel","sequence":"first","affiliation":[{"name":"University of Rochester, Rochester, NY, USA"}]},{"given":"Kan","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY, USA"}]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY, USA"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[{"name":"IMEC Research, Leuven, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"High Performance Integrated Circuit Design","author":"Salman E.","year":"2012","unstructured":"E. Salman and E. G. Friedman, High Performance Integrated Circuit Design, McGraw Hill Professional, 2012."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051729"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"key":"e_1_3_2_1_4_1","first-page":"241","volume-title":"Proceedings of the IEEE International Electron Devices Meeting","author":"M. T.","year":"1995","unstructured":"M. T. Bohr phet al., \"Interconnect Scaling-the Real Limiter to High Performance ULSI,\" Proceedings of the IEEE International Electron Devices Meeting, pp. 241--244, December 1995."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1965278"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1834982"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1088\/0031-8949\/2012\/T146\/014025"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2164617"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-6-636"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2020182"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/603095.603228"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.916104"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043453"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016614"}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Boston Massachusetts USA","acronym":"GLSVLSI '16"},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903035","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903035","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:49:18Z","timestamp":1763459358000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903035"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":15,"alternative-id":["10.1145\/2902961.2903035","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903035","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}