{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,28]],"date-time":"2026-06-28T04:26:53Z","timestamp":1782620813212,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T00:00:00Z","timestamp":1463529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"SRC\/DARPA STARnet"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,18]]},"DOI":"10.1145\/2902961.2903041","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"305-310","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Enhancing Hardware Security with Emerging Transistor Technologies"],"prefix":"10.1145","author":[{"given":"Yu","family":"Bi","sequence":"first","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"X. Sharon","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yier","family":"Jin","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Niemier","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaveh","family":"Shamsi","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,5,18]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.79"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403581"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.69"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"e_1_3_2_1_5_1","article-title":"Tunnel fet current mode logic for dpa-resilient circuit designs","author":"Bi Y.","year":"2016","journal-title":"IEEE Transactions on Smart Grid, page under review"},{"issue":"1794","key":"e_1_3_2_1_6_1","first-page":"1","article-title":"Resonant tunnelling and negative differential conductance in graphene transistors","volume":"4","author":"Britnell L.","year":"2013","journal-title":"Nature Communications"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024947"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_3_2_1_9_1","first-page":"2016","volume-title":"Automation and Test in Europe, 2016. DATE '16","author":"Chen A."},{"key":"e_1_3_2_1_10_1","volume-title":"Accessed","year":"2015"},{"key":"e_1_3_2_1_11_1","unstructured":"L.-W. Chow J. Baukus and W. Clark. Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide 2002. L.-W. Chow J. Baukus and W. Clark. Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"A. Colli S. Pisana A. Fasoli J. Robertson and A. C. Ferrari. Electronic transport in ambipolar silicon nanowires. physica status solidi (b) 244(11):4161--4164 2007. A. Colli S. Pisana A. Fasoli J. Robertson and A. C. Ferrari. Electronic transport in ambipolar silicon nanowires. physica status solidi (b) 244(11):4161--4164 2007.","DOI":"10.1002\/pssb.200776154"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"S. Das and J. Appenzeller. Wse2 field effect transistors with enhanced ambipolar characteristics. Applied physics letters 103(10):103501 2013. S. Das and J. Appenzeller. Wse2 field effect transistors with enhanced ambipolar characteristics. Applied physics letters 103(10):103501 2013.","DOI":"10.1063\/1.4820408"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_16_1","unstructured":"Frontier Economics Ltd London. Estimating the global economic and social impacts of counterfeiting and piracy 2011. Frontier Economics Ltd London. Estimating the global economic and social impacts of counterfeiting and piracy 2011."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1849"},{"issue":"1","key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","DOI":"10.1063\/1.3280042","article-title":"A polarity-controllable graphene inverter","volume":"96","author":"Harada N.","year":"2010","journal-title":"Applied Physics Letters"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"issue":"3","key":"e_1_3_2_1_20_1","first-page":"200","article-title":"Two-dimensional heterojunction interlayer tunneling field effect transistors (thin-tfets). Electron Devices Society","volume":"3","author":"Li M.","year":"2015","journal-title":"IEEE Journal of the"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"Automation and Test in Europe Conference and Exhibition","author":"Liu B.","year":"2014"},{"key":"e_1_3_2_1_23_1","volume-title":"The Network and Distributed System Security Symposium","author":"Liu D.","year":"2003"},{"key":"e_1_3_2_1_24_1","first-page":"87","article-title":"Ambipolar electrical transport in semiconducting single-wall carbon nanotubes","author":"Martel R.","year":"2001","journal-title":"Phys. Rev. Lett."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/977406.978701"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2014.187"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"S. Narasimhan R. Chakraborty and S. Bhunia. Hardware ip protection during evaluation using embedded sequential trojan. Design Test IEEE PP(99):1--1 2013. S. Narasimhan R. Chakraborty and S. Bhunia. Hardware ip protection during evaluation using embedded sequential trojan. Design Test IEEE PP(99):1--1 2013.","DOI":"10.1109\/MDT.2011.70"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387353"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"issue":"1","key":"e_1_3_2_1_31_1","first-page":"37","article-title":"Robust and reverse-engineering resilient puf authentication and key-exchange by substring matching. Emerging Topics in Computing","volume":"2","author":"Rostami M.","year":"2014","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866335"},{"key":"e_1_3_2_1_33_1","volume-title":"Springer","author":"Tehranipoor M. M.","year":"2015"},{"key":"e_1_3_2_1_34_1","volume-title":"A Dissertation submitted to the University of Notre Dame","author":"Vasen T.","year":"2014"},{"issue":"54","key":"e_1_3_2_1_35_1","first-page":"63","article-title":"Mos current mode logic mcml circuit for low-power ghz processors","volume":"36","author":"Yamashina M.","year":"1995","journal-title":"NEC Res. Develop."}],"event":{"name":"GLSVLSI '16: Great Lakes Symposium on VLSI 2016","location":"Boston Massachusetts USA","acronym":"GLSVLSI '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 26th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903041","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2902961.2903041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:39:04Z","timestamp":1750221544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2902961.2903041"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,18]]},"references-count":35,"alternative-id":["10.1145\/2902961.2903041","10.1145\/2902961"],"URL":"https:\/\/doi.org\/10.1145\/2902961.2903041","relation":{},"subject":[],"published":{"date-parts":[[2016,5,18]]},"assertion":[{"value":"2016-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}