{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T07:21:05Z","timestamp":1777965665341,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,16]],"date-time":"2016-05-16T00:00:00Z","timestamp":1463356800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,16]]},"DOI":"10.1145\/2903150.2903155","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T19:23:42Z","timestamp":1464895422000},"page":"205-213","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Lock-based synchronization for GPU architectures"],"prefix":"10.1145","author":[{"given":"Yunlong","family":"Xu","sequence":"first","affiliation":[{"name":"Xi'an Jiaotong University, Xi'an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lan","family":"Gao","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongzhi","family":"Luan","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiguo","family":"Wu","sequence":"additional","affiliation":[{"name":"Xi'an Jiaotong University, Xi'an, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Depei","family":"Qian","sequence":"additional","affiliation":[{"name":"Xi'an Jiaotong University, Xi'an, China and Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Atomic Operations and Low-Wait Algorithms in CUDA. http:\/\/www.drdobbs.com\/parallel\/atomic-operations-and-low-wait-algorithm\/240160177. Online.  Atomic Operations and Low-Wait Algorithms in CUDA. http:\/\/www.drdobbs.com\/parallel\/atomic-operations-and-low-wait-algorithm\/240160177. Online."},{"key":"e_1_3_2_1_2_1","unstructured":"Khronos OpenCL. http:\/\/www.khronos.org\/opencl\/. Online.  Khronos OpenCL. http:\/\/www.khronos.org\/opencl\/. Online."},{"key":"e_1_3_2_1_3_1","unstructured":"NVIDIA CUDA Programming Guide. http:\/\/docs.nvidia.com\/cuda\/pdf\/CUDA_C_Programming_Guide.pdf. Online.  NVIDIA CUDA Programming Guide. http:\/\/docs.nvidia.com\/cuda\/pdf\/CUDA_C_Programming_Guide.pdf. Online."},{"key":"e_1_3_2_1_4_1","unstructured":"NVDIA PTX ISA. http:\/\/docs.nvidia.com\/cuda\/pdf\/ptx_isa_4.3.pdf. Online.  NVDIA PTX ISA. http:\/\/docs.nvidia.com\/cuda\/pdf\/ptx_isa_4.3.pdf. Online."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168946"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063400"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555258"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2386208.2386228"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/160985.161150"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155655"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540743"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.14778\/1952376.1952381"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2014.55"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751232"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442531"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"e_1_3_2_1_17_1","volume-title":"Towards Scalar Synchronization in SIMT Architectures. Master's thesis","author":"Ramamurthy A.","year":"2011","unstructured":"A. Ramamurthy . Towards Scalar Synchronization in SIMT Architectures. Master's thesis , University of British Columbia , 2011 . A. Ramamurthy. Towards Scalar Synchronization in SIMT Architectures. Master's thesis, University of British Columbia, 2011."},{"key":"e_1_3_2_1_18_1","volume-title":"An Introduction to General Purpose GPU Programming","author":"Sanders J.","year":"2010","unstructured":"J. Sanders and E. Kandrot . CUDA by Example , An Introduction to General Purpose GPU Programming , chapter 9. Addison-Wesley Professional , 2010 . J. Sanders and E. Kandrot. CUDA by Example, An Introduction to General Purpose GPU Programming, chapter 9. Addison-Wesley Professional, 2010."},{"key":"e_1_3_2_1_20_1","volume-title":"October","author":"Stuart J. A.","year":"2011","unstructured":"J. A. Stuart and J. D. Owens . Efficient Synchronization Primitives for GPUs. CoRR, abs\/1110.4623(1110.4623v1) , October 2011 . J. A. Stuart and J. D. Owens. Efficient Synchronization Primitives for GPUs. CoRR, abs\/1110.4623(1110.4623v1), October 2011."},{"key":"e_1_3_2_1_21_1","volume-title":"Pearson Education","author":"Taubenfeld G.","year":"2006","unstructured":"G. Taubenfeld . Synchronization algorithms and concurrent programming . Pearson Education , 2006 . G. Taubenfeld. Synchronization algorithms and concurrent programming. Pearson Education, 2006."},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. of the 10th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT)","author":"Villegas A.","year":"2015","unstructured":"A. Villegas , A. Navarro , R. Asenjo , O. Plata , R. Ubal , and D. Kaeli . Hardware support for Local Memory Transactions on GPU Architectures . In Proc. of the 10th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT) , 2015 . A. Villegas, A. Navarro, R. Asenjo, O. Plata, R. Ubal, and D. Kaeli. Hardware support for Local Memory Transactions on GPU Architectures. In Proc. of the 10th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT), 2015."},{"key":"e_1_3_2_1_23_1","volume-title":"Proc. of the IEEE International Symposium on Parallel Distributed Processing (IPDPS)","author":"Xiao S.","year":"2010","unstructured":"S. Xiao and W. Feng . Inter-block GPU communication via fast barrier synchronization . In Proc. of the IEEE International Symposium on Parallel Distributed Processing (IPDPS) , 2010 . S. Xiao and W. Feng. Inter-block GPU communication via fast barrier synchronization. In Proc. of the IEEE International Symposium on Parallel Distributed Processing (IPDPS), 2010."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544139"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494991"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.82"}],"event":{"name":"CF'16: Computing Frontiers Conference","location":"Como Italy","acronym":"CF'16","sponsor":["Micron Foundation Micron Technology Foundation, Inc.","ACM Association for Computing Machinery","Politecnico di Milano Politecnico di Milano","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IBM IBM"]},"container-title":["Proceedings of the ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2903150.2903155","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2903150.2903155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:15Z","timestamp":1750222575000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2903150.2903155"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,16]]},"references-count":25,"alternative-id":["10.1145\/2903150.2903155","10.1145\/2903150"],"URL":"https:\/\/doi.org\/10.1145\/2903150.2903155","relation":{},"subject":[],"published":{"date-parts":[[2016,5,16]]},"assertion":[{"value":"2016-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}