{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T11:09:26Z","timestamp":1753182566146,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,16]],"date-time":"2016-05-16T00:00:00Z","timestamp":1463356800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,16]]},"DOI":"10.1145\/2903150.2903485","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T19:23:42Z","timestamp":1464895422000},"page":"339-342","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Towards low-power embedded vector processor"],"prefix":"10.1145","author":[{"given":"Milan","family":"Stanic","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Hayes","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Ratkovic","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"K. Asanovic. Vector Microprocessors. PhD thesis University of California Berkeley May 1998.   K. Asanovic. Vector Microprocessors. PhD thesis University of California Berkeley May 1998."},{"key":"e_1_3_2_1_3_1","volume-title":"Intel AVX: New frontiers in performance improvements and energy efficiency. White paper","author":"Buxton M.","year":"2008","unstructured":"M. Buxton Intel AVX: New frontiers in performance improvements and energy efficiency. White paper , 2008 . M. Buxton et al. Intel AVX: New frontiers in performance improvements and energy efficiency. White paper, 2008."},{"key":"e_1_3_2_1_4_1","first-page":"281","volume-title":"ISCA 29","author":"Espasa R.","year":"2002","unstructured":"R. Espasa : a vector extension to the Alpha architecture . In ISCA 29 , pages 281 -- 292 , 2002 . R. Espasa et al. Tarantula: a vector extension to the Alpha architecture. In ISCA 29, pages 281--292, 2002."},{"key":"e_1_3_2_1_5_1","first-page":"281","volume":"2","author":"Espasa R.","year":"1996","unstructured":"R. Espasa and M. Valero . Decoupled vector architectures. In HPCA 2 , pages 281 -- 290 , 1996 . R. Espasa and M. Valero. Decoupled vector architectures. In HPCA 2, pages 281--290, 1996.","journal-title":"Decoupled vector architectures. In HPCA"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.24"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859664"},{"key":"e_1_3_2_1_10_1","first-page":"52","volume-title":"ISCA '04, ISCA '04","author":"Krashinsky R.","unstructured":"R. Krashinsky The vector-thread architecture . In ISCA '04, ISCA '04 , pages 52 --, 2004. R. Krashinsky et al. The vector-thread architecture. In ISCA '04, ISCA '04, pages 52--, 2004."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305148"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICENCO.2011.6153927"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.809248"}],"event":{"name":"CF'16: Computing Frontiers Conference","sponsor":["Micron Foundation Micron Technology Foundation, Inc.","ACM Association for Computing Machinery","Politecnico di Milano Politecnico di Milano","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IBM IBM"],"location":"Como Italy","acronym":"CF'16"},"container-title":["Proceedings of the ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2903150.2903485","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2903150.2903485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:15Z","timestamp":1750222575000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2903150.2903485"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,16]]},"references-count":13,"alternative-id":["10.1145\/2903150.2903485","10.1145\/2903150"],"URL":"https:\/\/doi.org\/10.1145\/2903150.2903485","relation":{},"subject":[],"published":{"date-parts":[[2016,5,16]]},"assertion":[{"value":"2016-05-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}