{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:15Z","timestamp":1750306275381,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,3,4]],"date-time":"2016-03-04T00:00:00Z","timestamp":1457049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,3,4]]},"DOI":"10.1145\/2905055.2905302","type":"proceedings-article","created":{"date-parts":[[2016,8,26]],"date-time":"2016-08-26T12:40:09Z","timestamp":1472215209000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of Low Power Memristor Non-Volatile Dram Cell with Footer Switch"],"prefix":"10.1145","author":[{"given":"Peter Bukelani","family":"Musiiwa","sequence":"first","affiliation":[{"name":"E.C. Department, ITM University Gwalior, Gwalior M.P, India"}]},{"given":"Shyam","family":"Akashe","sequence":"additional","affiliation":[{"name":"E.C. Department, ITM University Gwalior, Gwalior M.P, India"}]}],"member":"320","published-online":{"date-parts":[[2016,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International Journal of VLSI Design & Communication Systems 5, 4","author":"Akashe S.","year":"2014","unstructured":"Akashe , S. , Asthana , P. and Mangesh , S . Design and Implementation of 4T, 3T and 3T1D DRAM Cell Design on 32 NM Technology . International Journal of VLSI Design & Communication Systems 5, 4 ( 2014 ), 47--64. doi:10.5121\/vlsic.2014.5404 10.5121\/vlsic.2014.5404 Akashe, S., Asthana, P. and Mangesh, S. Design and Implementation of 4T, 3T and 3T1D DRAM Cell Design on 32 NM Technology. International Journal of VLSI Design & Communication Systems 5, 4 (2014), 47--64. doi:10.5121\/vlsic.2014.5404"},{"key":"e_1_3_2_1_2_1","first-page":"2","article-title":"Simulation and Analysis of 3T and 4T CNTFET DRAM design in 32nm technology","volume":"3","author":"Singh N.S.","year":"2013","unstructured":"Singh , N.S. , Madheswaran , M. , \" Simulation and Analysis of 3T and 4T CNTFET DRAM design in 32nm technology ,\" International Journal of electronic Signals and systems(IJESS) , 3 , 2 ( 2013 )pp. 59--65. Singh, N.S., Madheswaran, M., \"Simulation and Analysis of 3T and 4T CNTFET DRAM design in 32nm technology,\" International Journal of electronic Signals and systems(IJESS), 3,2 (2013)pp. 59--65.","journal-title":"International Journal of electronic Signals and systems(IJESS)"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/TNANO.2012.2197636"},{"key":"e_1_3_2_1_4_1","volume-title":"PMOS. International Electron Devices Meeting (IEDM)","author":"Huang Y.","year":"1999","unstructured":"Huang , Y. , Lee , W. , Kuo , C. and Hisamoto , D . Sub 50nm FINFET , PMOS. International Electron Devices Meeting (IEDM) , ( 1999 ), 67--70. doi:10.1109\/iedm.1999.823848. 10.1109\/iedm.1999.823848 Huang, Y., Lee, W., Kuo, C. and Hisamoto, D. Sub 50nm FINFET, PMOS. International Electron Devices Meeting (IEDM), (1999), 67--70. doi:10.1109\/iedm.1999.823848."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6065-4","volume-title":"Practical low power digital VLSI design","author":"Yeap G.","year":"1998","unstructured":"Yeap , G. Practical low power digital VLSI design . Kluwer Academic Publishers , Boston, Mass ., 1998 . Yeap, G. Practical low power digital VLSI design. Kluwer Academic Publishers, Boston, Mass., 1998."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/ACCESS.2013.2288312"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.5772\/19286"},{"key":"e_1_3_2_1_8_1","first-page":"2014","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Clermidy F.","year":"2014","unstructured":"Clermidy , F. , Jovanovic , N. and Onkaraiah , S . et al. Resistive memories: Which applications?. Design , Automation & Test in Europe Conference & Exhibition (DATE) , 2014 , ( 2014 ). doi:10.7873\/date.2014.282. 10.7873\/date.2014.282 Clermidy, F., Jovanovic, N. and Onkaraiah, S. et al. Resistive memories: Which applications?. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, (2014). doi:10.7873\/date.2014.282."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"unstructured":"International Technology Roadmap for Semiconductors 2012.  International Technology Roadmap for Semiconductors 2012.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","volume-title":"T. FINFET for Nanoscale CMOS Digital Integrated Circuits. International Conference on Computer Aided Design (ICCAD), IEEE\/ACM","author":"King","year":"2005","unstructured":"King , T. FINFET for Nanoscale CMOS Digital Integrated Circuits. International Conference on Computer Aided Design (ICCAD), IEEE\/ACM ( 2005 ), 207--210. doi:10.1109\/iccad.2005.1560065 10.1109\/iccad.2005.1560065 King, T. FINFET for Nanoscale CMOS Digital Integrated Circuits. International Conference on Computer Aided Design (ICCAD), IEEE\/ACM (2005), 207--210. doi:10.1109\/iccad.2005.1560065"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/WICT.2012.6409139"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/PROC.1976.10092"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/TCT.1971.1083337"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/JPROC.2012.2190814"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1038\/nmat3338"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/TVLSI.2013.2282132"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/TCSI.2014.2309871"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures-NANOARCH'12","author":"Eevaluation","year":"2012","unstructured":"Eevaluation of a novel 1T memristor-based memory . Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures-NANOARCH'12 , ( 2012 ). doi:10.1145\/2765491.2765519 10.1145\/2765491.2765519 Eevaluation of a novel 1T memristor-based memory. Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures-NANOARCH'12, (2012). doi:10.1145\/2765491.2765519"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"key":"e_1_3_2_1_22_1","first-page":"186","article-title":"16k x 1-bit dynamic RAM","volume":"3","author":"Schroeder P.R.","year":"1978","unstructured":"Schroeder , P.R. and Probsting , R.J . 16k x 1-bit dynamic RAM . Microprocessors2 , 3 ( 1978 ), 186 .doi:10.1016\/0308-5953(78)90029-6 10.1016\/0308-5953(78)90029-6 Schroeder, P.R. and Probsting, R.J. 16k x 1-bit dynamic RAM. Microprocessors2,3(1978),186.doi:10.1016\/0308-5953(78)90029-6","journal-title":"Microprocessors2"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/T-ED.1979.19511"},{"key":"e_1_3_2_1_24_1","first-page":"5","article-title":"Gated-diode amplifiers","volume":"52","author":"Luk W.","year":"2005","unstructured":"Luk , W. and Dennard , R . Gated-diode amplifiers . IEEE Transactions on Circuits and Systems II: Express Briefs 52 , 5 ( 2005 ), 266--270. doi:10.1109\/tcsii.2005.843494. 10.1109\/tcsii.2005.843494 Luk, W. and Dennard, R. Gated-diode amplifiers. IEEE Transactions on Circuits and Systems II: Express Briefs 52, 5 (2005), 266--270. doi:10.1109\/tcsii.2005.843494.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1109\/VLSIC.2006.1705371"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1109\/TCSII.2011.2160114"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1109\/ICM.2011.6177398"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.3906\/elk-1205-16"},{"key":"e_1_3_2_1_29_1","series-title":"Lecture Notes in Computer Science, (2004), 17--35. doi:10.1007\/978-3-540-30205-6_5","volume-title":"Leakage in CMOS Circuits --An Introduction","author":"Helms D.","unstructured":"Helms , D. , Schmidt , E. and Nebel , W . Leakage in CMOS Circuits --An Introduction . Lecture Notes in Computer Science, (2004), 17--35. doi:10.1007\/978-3-540-30205-6_5 10.1007\/978-3-540-30205-6_5 Helms, D., Schmidt, E. and Nebel, W. Leakage in CMOS Circuits --An Introduction. Lecture Notes in Computer Science, (2004), 17--35. doi:10.1007\/978-3-540-30205-6_5"},{"unstructured":"Butzen P. and Ribas R. Leakage Current in Sub-Micrometer CMOS Gates. Univ. Fed.do Rio Gd. do Sul (2007) 1--30.  Butzen P. and Ribas R. Leakage Current in Sub-Micrometer CMOS Gates. Univ. Fed.do Rio Gd. do Sul (2007) 1--30.","key":"e_1_3_2_1_30_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1109\/MC.2003.1250885"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"e_1_3_2_1_33_1","volume-title":"Low-power CMOS VLSI circuit design","author":"Roy K","year":"2000","unstructured":"Roy K , Prasad S ( 2000 ) Low-power CMOS VLSI circuit design . Wiley , New York Roy K, Prasad S (2000) Low-power CMOS VLSI circuit design. Wiley, New York"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.5555\/579695"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1145\/313817.313908"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1109\/92.988724"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_37_1","DOI":"10.1109\/ACCT.2015.81"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_38_1","DOI":"10.1016\/j.vlsi.2005.12.001"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_39_1","DOI":"10.1109\/4.400426"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_40_1","DOI":"10.1145\/266021.266182"}],"event":{"acronym":"ICTCS '16","name":"ICTCS '16: Second International Conference on Information and Communication Technology for Competitive Strategies","location":"Udaipur India"},"container-title":["Proceedings of the Second International Conference on Information and Communication Technology for Competitive Strategies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2905055.2905302","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2905055.2905302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:38:46Z","timestamp":1750221526000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2905055.2905302"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,4]]},"references-count":40,"alternative-id":["10.1145\/2905055.2905302","10.1145\/2905055"],"URL":"https:\/\/doi.org\/10.1145\/2905055.2905302","relation":{},"subject":[],"published":{"date-parts":[[2016,3,4]]},"assertion":[{"value":"2016-03-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}