{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:11:16Z","timestamp":1750306276127,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,3,4]],"date-time":"2016-03-04T00:00:00Z","timestamp":1457049600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,3,4]]},"DOI":"10.1145\/2905055.2905325","type":"proceedings-article","created":{"date-parts":[[2016,8,26]],"date-time":"2016-08-26T12:40:09Z","timestamp":1472215209000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Simulation of Digital Signal Processor-FFT for Communication System Applications"],"prefix":"10.1145","author":[{"given":"Prasad","family":"Kulkarni","sequence":"first","affiliation":[{"name":"Babasaheb Gawde Institute of Technology, Mumbai, India"}]},{"given":"B. G.","family":"Hogade","sequence":"additional","affiliation":[{"name":"Terna Engineering College, Navi Mumbai, India"}]},{"given":"Vidula","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"Sanpada College of Commerce and Technology, Navi Mumbai, India"}]}],"member":"320","published-online":{"date-parts":[[2016,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862344"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886407"},{"volume-title":"Chang, \"Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT\/IFFT Processors","author":"Chong Kwen-Siong","key":"e_1_3_2_1_3_1","unstructured":"Kwen-Siong Chong , Bah-Hwee Gwee , and Joseph S . Chang, \"Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT\/IFFT Processors \", IEEE journal of solid-state circuits, vol. 42 , no. 9, September 2007, p.p. 2034--2045. DOI: 10.1109\/JSSC.2007.903039 10.1109\/JSSC.2007.903039 Kwen-Siong Chong, Bah-Hwee Gwee, and Joseph S. Chang, \"Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT\/IFFT Processors\", IEEE journal of solid-state circuits, vol. 42, no. 9, September 2007, p.p. 2034--2045. DOI: 10.1109\/JSSC.2007.903039"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852007"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2007.4429219"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-013-0790-y"},{"key":"e_1_3_2_1_7_1","volume-title":"Yingjie Lao and Keshab K. Parhi, \"An In Real Place FFT Architecture For real valued Signal","author":"Ayinala Manohar","year":"2013","unstructured":"Manohar Ayinala , Yingjie Lao and Keshab K. Parhi, \"An In Real Place FFT Architecture For real valued Signal \", IEEE transactions on Circuits and systems-II, July 2013 , p.p. 1--5,. DOI: 10.1109\/TCSII.2013.2273841 10.1109\/TCSII.2013.2273841 Manohar Ayinala, Yingjie Lao and Keshab K. Parhi, \"An In Real Place FFT Architecture For real valued Signal\", IEEE transactions on Circuits and systems-II, July 2013, p.p. 1--5,. DOI: 10.1109\/TCSII.2013.2273841"},{"key":"e_1_3_2_1_8_1","volume-title":"Rasoul Amirfattahi and Keshab K Parhi, \"Pipelined Architecture for Real Valued FFT and Hermitian- Symmetric IFFT With Real Data Paths","author":"Salehi Sayed Ahmad","year":"2013","unstructured":"Sayed Ahmad Salehi , Rasoul Amirfattahi and Keshab K Parhi, \"Pipelined Architecture for Real Valued FFT and Hermitian- Symmetric IFFT With Real Data Paths \", IEEE transactions on circuits and systems-II, vol. 60 , August 2013 , p.p. 507--511. DOI: 10.1109\/TCSII.2013.2268411 10.1109\/TCSII.2013.2268411 Sayed Ahmad Salehi, Rasoul Amirfattahi and Keshab K Parhi, \"Pipelined Architecture for Real Valued FFT and Hermitian- Symmetric IFFT With Real Data Paths\", IEEE transactions on circuits and systems-II, vol. 60, August 2013, p.p. 507--511. DOI: 10.1109\/TCSII.2013.2268411"},{"key":"e_1_3_2_1_9_1","first-page":"807","volume-title":"April 2007","author":"Lin Yu-Wei","unstructured":"Yu-Wei Lin and Chen-Yi Lee , \" Design of an FFT\/IFFT Processor for MIMO OFDM Systems\" , IEEE transactions on circuits and systems---i, vol. 54, no. 4 , April 2007 , p.p. 807 -- 815 . DOI: 10.1109\/TCSI.2006.888664 10.1109\/TCSI.2006.888664 Yu-Wei Lin and Chen-Yi Lee, \"Design of an FFT\/IFFT Processor for MIMO OFDM Systems\", IEEE transactions on circuits and systems---i, vol. 54, no. 4, April 2007, p.p. 807--815. DOI: 10.1109\/TCSI.2006.888664"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the international Conference on pattern recognition, Informatics and Medical Engineering","author":"Anbarasan A.","year":"2012","unstructured":"A. Anbarasan and K. Shankar , \" Design and Implement of Low power FFT\/IFFT Processor for wireless Communication \", Proceedings of the international Conference on pattern recognition, Informatics and Medical Engineering , March 2012 . DOI: 10.1109\/ICPRIME.2012.6208304 10.1109\/ICPRIME.2012.6208304 A. Anbarasan and K. Shankar, \"Design and Implement of Low power FFT\/IFFT Processor for wireless Communication\", Proceedings of the international Conference on pattern recognition, Informatics and Medical Engineering, March 2012. DOI: 10.1109\/ICPRIME.2012.6208304"},{"key":"e_1_3_2_1_11_1","first-page":"2285","volume-title":"October 2012","author":"Swartzlander Jongwook","unstructured":"Jongwook ohn and Earl E Swartzlander , \"Improved Architecture for fused Floating Point Add- Subtract Unit\", IEEE transactions on circuits and systems-I, VOL. 59, no. 10 , October 2012 , p.p. 2285 -- 2291 . DOI: 10.1109\/TCSI.2012.2188955 10.1109\/TCSI.2012.2188955 Jongwook ohn and Earl E Swartzlander, \"Improved Architecture for fused Floating Point Add- Subtract Unit\", IEEE transactions on circuits and systems-I, VOL. 59, no. 10, October 2012, p.p. 2285--2291. DOI: 10.1109\/TCSI.2012.2188955"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2050232"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4560111"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2007.900025"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.901635"},{"key":"e_1_3_2_1_16_1","volume-title":"Ltd","author":"Babu P. Ramesh","year":"2001","unstructured":"P. Ramesh Babu , \" Digital Signal Processing\", Scitech Publications (India) Pvt . Ltd . 1 st edition, 2001 , p.p. 4.1--4.23. P. Ramesh Babu, \"Digital Signal Processing\", Scitech Publications (India) Pvt. Ltd. 1st edition, 2001, p.p. 4.1--4.23.","edition":"1"},{"key":"e_1_3_2_1_17_1","volume-title":"Jamesh D. Broesch, \"Penram International Publishing (India)","year":"1997","unstructured":"Jamesh D. Broesch, \"Penram International Publishing (India) , 1 st edition, 1997 , p.p. 9--14. Jamesh D. Broesch, \"Penram International Publishing (India), 1st edition, 1997, p.p. 9--14.","edition":"1"},{"key":"e_1_3_2_1_18_1","volume-title":"IEEE Computer Society","author":"Chang K.C.","year":"1999","unstructured":"K.C. Chang , \" Digital System Design with VHDL & Synthesis-An Integrated Approach\", Matt Loeb , IEEE Computer Society , 1999 . K.C. Chang, \"Digital System Design with VHDL & Synthesis-An Integrated Approach\", Matt Loeb, IEEE Computer Society, 1999."},{"key":"e_1_3_2_1_19_1","volume-title":"An introduction to rapid prototype and design synthesis","author":"Madisetti Vijay K.","year":"1995","unstructured":"Vijay K. Madisetti , \" VLSI Digital Signal Processors . An introduction to rapid prototype and design synthesis \", IEEE Press , Butterworth Heinemann , 1995 . Vijay K. Madisetti, \"VLSI Digital Signal Processors. An introduction to rapid prototype and design synthesis\", IEEE Press, Butterworth Heinemann, 1995."},{"key":"e_1_3_2_1_20_1","first-page":"289","volume-title":"International conference on \"contours of Computing Technology\"","author":"Kulkarni Prasad A.","year":"2010","unstructured":"Prasad A. Kulkarni , Dr. Vijay Wadhai , D. R. Mehta and Vidula Kulkarni, \"Reconfi gurable DSP-FFT design for mobile communication \", International conference on \"contours of Computing Technology\" , Springer Publication , March 2010 . p.p. 289 -- 292 . Prasad A. Kulkarni, Dr. Vijay Wadhai, D.R. Mehta and Vidula Kulkarni, \"Reconfi gurable DSP-FFT design for mobile communication\", International conference on \"contours of Computing Technology\", Springer Publication, March 2010. p.p. 289--292."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of Equinox'14 International Conference on Engineering Confluence held on 30th September and 1st","author":"Kulkarni Vidula","year":"2014","unstructured":"Vidula Kulkarni , Dr. B.G. Hogade and Prasad Kulkarni, \"Reconfigurable DSP Processor For UltraWide Band Communication System Applications , Proceedings of Equinox'14 International Conference on Engineering Confluence held on 30th September and 1st October 2014 . Vidula Kulkarni, Dr. B.G. Hogade and Prasad Kulkarni, \"Reconfigurable DSP Processor For UltraWide Band Communication System Applications, Proceedings of Equinox'14 International Conference on Engineering Confluence held on 30th September and 1st October 2014."},{"key":"e_1_3_2_1_22_1","first-page":"1","volume-title":"International Journal of Advance Foundation and Research in Science and Engineering","volume":"1","author":"Kulkarni Vidula","year":"2015","unstructured":"Vidula Kulkarni , Dr. B.G. Hogade and Prasad Kulkarni, \"Designing of Arithmetic Logical Unit for Digital Signal Processor , International Journal of Advance Foundation and Research in Science and Engineering , Vol. 1 , Special Issue - Vivruti , March 2015 , p.p. 1 -- 4 . Vidula Kulkarni, Dr. B.G. Hogade and Prasad Kulkarni, \"Designing of Arithmetic Logical Unit for Digital Signal Processor, International Journal of Advance Foundation and Research in Science and Engineering, Vol. 1, Special Issue - Vivruti, March 2015, p.p. 1--4."},{"issue":"5","key":"e_1_3_2_1_23_1","first-page":"49","article-title":"Design and Simulation of Digital Signal Processor for ultra wide band communication system application","volume":"5","author":"Kulkarni Vidula","year":"2015","unstructured":"Vidula Kulkarni , Dr. B.G. Hogade and Prasad Kulkarni , \" Design and Simulation of Digital Signal Processor for ultra wide band communication system application , Abhinav International Monthly Refereed Journal of Research in Management & Technology , Vol - 5 , Issue 5 , May 2015 , p.p. 49 -- 55 . Vidula Kulkarni, Dr. B.G. Hogade and Prasad Kulkarni, \"Design and Simulation of Digital Signal Processor for ultra wide band communication system application, Abhinav International Monthly Refereed Journal of Research in Management & Technology, Vol -5, Issue 5, May 2015, p.p. 49--55.","journal-title":"Abhinav International Monthly Refereed Journal of Research in Management & Technology"}],"event":{"name":"ICTCS '16: Second International Conference on Information and Communication Technology for Competitive Strategies","acronym":"ICTCS '16","location":"Udaipur India"},"container-title":["Proceedings of the Second International Conference on Information and Communication Technology for Competitive Strategies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2905055.2905325","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2905055.2905325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:38:46Z","timestamp":1750221526000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2905055.2905325"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,4]]},"references-count":23,"alternative-id":["10.1145\/2905055.2905325","10.1145\/2905055"],"URL":"https:\/\/doi.org\/10.1145\/2905055.2905325","relation":{},"subject":[],"published":{"date-parts":[[2016,3,4]]},"assertion":[{"value":"2016-03-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}