{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:48:48Z","timestamp":1750308528420,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,23]],"date-time":"2016-05-23T00:00:00Z","timestamp":1463961600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["FA 1017\/1-2"],"award-info":[{"award-number":["FA 1017\/1-2"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000921","name":"European Cooperation in Science and Technology","doi-asserted-by":"publisher","award":["IC1202"],"award-info":[{"award-number":["IC1202"]}],"id":[{"id":"10.13039\/501100000921","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,23]]},"DOI":"10.1145\/2906363.2906369","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"77-85","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Cache-Aware Instruction SPM Allocation for Hard Real-Time Systems"],"prefix":"10.1145","author":[{"given":"Arno","family":"Luppold","sequence":"first","affiliation":[{"name":"Institute of Embedded Systems, Hamburg University of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christina","family":"Kittsteiner","sequence":"additional","affiliation":[{"name":"Institute of Databases and Information Systems, Ulm University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heiko","family":"Falk","sequence":"additional","affiliation":[{"name":"Institute of Embedded Systems, Hamburg University of Technology, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,23]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"aiT Worst-Case Execution Time Analyzers","author":"H.","year":"2016","unstructured":"AbsInt Angewandte Informatik, Gmb H. aiT Worst-Case Execution Time Analyzers , 2016 . AbsInt Angewandte Informatik, GmbH. aiT Worst-Case Execution Time Analyzers, 2016."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.11"},{"key":"e_1_3_2_1_3_1","volume-title":"Optimization Modeling. Paragon Decision Technology","author":"Bisschop J.","year":"2009","unstructured":"J. Bisschop . AIMMS. Optimization Modeling. Paragon Decision Technology , Haarlem, Netherlands , 3 rd edition, 2009 . J. Bisschop. AIMMS. Optimization Modeling. Paragon Decision Technology, Haarlem, Netherlands, 3rd edition, 2009.","edition":"3"},{"key":"e_1_3_2_1_4_1","unstructured":"COST. European Cooperation in Science and Technology. TACLe. Timing Analysis on Code-Level. http:\/\/www.tacle.eu\/index.php\/activities\/taclebench 2016.  COST. European Cooperation in Science and Technology. TACLe. Timing Analysis on Code-Level. http:\/\/www.tacle.eu\/index.php\/activities\/taclebench 2016."},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"Proceedings of Design, Automation & Test in Europe Conference & Exhibition","author":"Ding H.","year":"2014","unstructured":"H. Ding , Y. Liang , and T. Mitra . WCET-Centric Dynamic Instruction Cache Locking . In Proceedings of Design, Automation & Test in Europe Conference & Exhibition , pages 1 -- 6 , Dresden, Germany , 2014 . H. Ding, Y. Liang, and T. Mitra. WCET-Centric Dynamic Instruction Cache Locking. In Proceedings of Design, Automation & Test in Europe Conference & Exhibition, pages 1--6, Dresden, Germany, 2014."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630101"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038722"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9101-x"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289853"},{"key":"e_1_3_2_1_10_1","first-page":"137","volume-title":"Proceedings of the 10th International Workshop on Worst-Case Execution Time","author":"Gustafsson J.","year":"2010","unstructured":"J. Gustafsson , A. Betts , A. Ermedahl , and B. Lisper . The M\u00e4lardalen WCET benchmarks -- past, present and future. In B. Lisper, editor , Proceedings of the 10th International Workshop on Worst-Case Execution Time , pages 137 -- 147 , Brussels, Belgium , 2010 . J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. The M\u00e4lardalen WCET benchmarks -- past, present and future. In B. Lisper, editor, Proceedings of the 10th International Workshop on Worst-Case Execution Time, pages 137--147, Brussels, Belgium, 2010."},{"key":"e_1_3_2_1_11_1","volume-title":"Computer Architecture. A Quantitative Approach. Morgan Kaufmann","author":"Hennessy J. L.","year":"2012","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture. A Quantitative Approach. Morgan Kaufmann , Waltham, MA , fith edition, 2012 . J. L. Hennessy and D. A. Patterson. Computer Architecture. A Quantitative Approach. Morgan Kaufmann, Waltham, MA, fith edition, 2012."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.11"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2015.8"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969148"}],"event":{"name":"SCOPES '16: 19th International Workshop on Software and Compilers for Embedded Systems","sponsor":["EDAA European Design Automation Association","SIGBED"],"location":"Sankt Goar Germany","acronym":"SCOPES '16"},"container-title":["Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2906363.2906369","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2906363.2906369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:55:50Z","timestamp":1750272950000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2906363.2906369"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,23]]},"references-count":15,"alternative-id":["10.1145\/2906363.2906369","10.1145\/2906363"],"URL":"https:\/\/doi.org\/10.1145\/2906363.2906369","relation":{},"subject":[],"published":{"date-parts":[[2016,5,23]]},"assertion":[{"value":"2016-05-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}