{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:48:48Z","timestamp":1750308528443,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,5,23]],"date-time":"2016-05-23T00:00:00Z","timestamp":1463961600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,5,23]]},"DOI":"10.1145\/2906363.2906385","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"163-172","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Exploiting Configuration Dependencies for Rapid Area-efficient Customization of Soft-core Processors"],"prefix":"10.1145","author":[{"given":"Deshya","family":"Wijesundera","sequence":"first","affiliation":[{"name":"School of Computer Engineering, Nanyang Technological University, Singapore 639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alok","family":"Prakash","sequence":"additional","affiliation":[{"name":"School of Computer Engineering, Nanyang Technological University, Singapore 639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siew Kei","family":"Lam","sequence":"additional","affiliation":[{"name":"School of Computer Engineering, Nanyang Technological University, Singapore 639798"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[{"name":"School of Computer Engineering, Nanyang Technological University, Singapore 639798"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,5,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554774"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145731"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689067"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950420"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.1998.667112"},{"key":"e_1_3_2_1_6_1","first-page":"1192","volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS '08)","author":"Hara Y.","year":"2008","unstructured":"Hara , Y. , Tomiyama , H. , Honda , S. ; Takada , H. , and Ishii , K ., 2008. CHStone: A benchmark program suite for practical C-based high-level synthesis . In Proceedings of the International Symposium on Circuits and Systems (ISCAS '08) , pages 1192 -- 1195 , May 2008 . Hara, Y., Tomiyama, H., Honda, S.; Takada, H., and Ishii, K., 2008. CHStone: A benchmark program suite for practical C-based high-level synthesis. In Proceedings of the International Symposium on Circuits and Systems (ISCAS '08), pages 1192--1195, May 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629443"},{"key":"e_1_3_2_1_8_1","unstructured":"INTEL CORPORATION. 2015. Nios II Floating Point Hardware 2 Component User Guide. https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/others\/literature\/ug\/ug_fph2.pdf  INTEL CORPORATION. 2015. Nios II Floating Point Hardware 2 Component User Guide. https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/others\/literature\/ug\/ug_fph2.pdf"},{"key":"e_1_3_2_1_9_1","unstructured":"INTEL CORPORATION. 2015. Nios II Gen2 Processor Reference Guide. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/hb\/nios2\/n2cpu-nii5v1gen2.pdf  INTEL CORPORATION. 2015. Nios II Gen2 Processor Reference Guide. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/hb\/nios2\/n2cpu-nii5v1gen2.pdf"},{"key":"e_1_3_2_1_10_1","unstructured":"INTEL CORPORATION. 2016. Altera Design Software. https:\/\/www.altera.com\/products\/design-software\/overview.html  INTEL CORPORATION. 2016. Altera Design Software. https:\/\/www.altera.com\/products\/design-software\/overview.html"},{"key":"e_1_3_2_1_11_1","unstructured":"INTEL CORPORATION. 2016. CYCLONE V FPGAS & SOCS. https:\/\/www.altera.com\/products\/fpga\/cyclone-series\/cyclone-v\/overview.html  INTEL CORPORATION. 2016. CYCLONE V FPGAS & SOCS. https:\/\/www.altera.com\/products\/fpga\/cyclone-series\/cyclone-v\/overview.html"},{"key":"e_1_3_2_1_12_1","unstructured":"INTEL CORPORATION. 2016. Nios II Processor: The World's Most Versatile Embedded Processor. https:\/\/www.altera.com\/products\/processors\/overview.html  INTEL CORPORATION. 2016. Nios II Processor: The World's Most Versatile Embedded Processor. https:\/\/www.altera.com\/products\/processors\/overview.html"},{"key":"e_1_3_2_1_13_1","unstructured":"Lattner C. and Adve V. 2004. The LLVM Compiler Framework and Infrastructure. http:\/\/llvm.org\/pubs\/2004-09-22-LCPCLLVMTutorial.pdf  Lattner C. and Adve V. 2004. The LLVM Compiler Framework and Infrastructure. http:\/\/llvm.org\/pubs\/2004-09-22-LCPCLLVMTutorial.pdf"},{"key":"e_1_3_2_1_14_1","volume-title":"Market Trends: ASIC Design Starts","author":"Lewis B.","year":"2009","unstructured":"Lewis , B. and Ramamoorthy , G . 2009 . Market Trends: ASIC Design Starts . http:\/\/www.gartner.com\/DisplayDocument?id=919712 Lewis, B. and Ramamoorthy, G. 2009. Market Trends: ASIC Design Starts. http:\/\/www.gartner.com\/DisplayDocument?id=919712"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086712"},{"key":"e_1_3_2_1_16_1","unstructured":"MENTOR GRAPHICS CORPORATION. 2016. ModelSim ASIC and FPGA Design. https:\/\/www.mentor.com\/products\/fv\/modelsim\/  MENTOR GRAPHICS CORPORATION. 2016. ModelSim ASIC and FPGA Design. https:\/\/www.mentor.com\/products\/fv\/modelsim\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898953.1899153"},{"key":"e_1_3_2_1_18_1","unstructured":"Plessl C. 2014. Static LLVM Compilation Tool flow. http:\/\/homepages.uni-paderborn.de\/plessl\/teaching\/2014-Codesign\/slides\/02-Compiler-LLVM.pdf  Plessl C. 2014. Static LLVM Compilation Tool flow. http:\/\/homepages.uni-paderborn.de\/plessl\/teaching\/2014-Codesign\/slides\/02-Compiler-LLVM.pdf"},{"key":"e_1_3_2_1_19_1","first-page":"539","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '09)","author":"Prakash A.","year":"2009","unstructured":"Prakash , A. , Siew-Kei Lam , Singh, A.K., and Srikanthan , T ., 2009. Rapid design exploration framework for application-aware customization of soft core processors . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '09) , pages 539 -- 542 , Dec. 2009 . Prakash, A., Siew-Kei Lam, Singh, A.K., and Srikanthan, T., 2009. Rapid design exploration framework for application-aware customization of soft core processors. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '09), pages 539--542, Dec. 2009."},{"key":"e_1_3_2_1_20_1","first-page":"653","volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS '11)","author":"Rajotte S.","year":"2011","unstructured":"Rajotte , S. , Gil , D.C. , and Langlois , J.M.P. , 2011. Combining ISA extensions and subsetting for improved ASIP performance and cost . In Proceedings of the International Symposium on Circuits and Systems (ISCAS '11) , pages 653 -- 656 , May 2011 . Rajotte, S., Gil, D.C., and Langlois, J.M.P., 2011. Combining ISA extensions and subsetting for improved ASIP performance and cost. In Proceedings of the International Symposium on Circuits and Systems (ISCAS '11), pages 653--656, May 2011."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233553"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266541"},{"key":"e_1_3_2_1_23_1","volume-title":"CUSTOMIZATION OF A SOFT-CORE CPU ON AN FPGA. Master's Thesis","author":"Shendi R.","year":"2015","unstructured":"Shendi , R. ( 2015 ). CUSTOMIZATION OF A SOFT-CORE CPU ON AN FPGA. Master's Thesis . University of Manchester. Shendi, R. (2015). CUSTOMIZATION OF A SOFT-CORE CPU ON AN FPGA. Master's Thesis. University of Manchester."},{"key":"e_1_3_2_1_24_1","unstructured":"SIGMAZONE CORPORATION. 2016. DOE PRO. http:\/\/www.sigmazone.com\/doepro.htm  SIGMAZONE CORPORATION. 2016. DOE PRO. http:\/\/www.sigmazone.com\/doepro.htm"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Vakili S. Langlois J. and Bois G. 2013. Customised soft processor design: a compromise between architecture description languages and parameterisable processors. IET Computers & Digital Techniques 7 pages 122--131 2013.  Vakili S. Langlois J. and Bois G. 2013. Customised soft processor design: a compromise between architecture description languages and parameterisable processors. IET Computers & Digital Techniques 7 pages 122--131 2013.","DOI":"10.1049\/iet-cdt.2012.0088"},{"key":"e_1_3_2_1_26_1","first-page":"1","volume-title":"IET Computers & Digital Techniques 10","author":"Vakili S.","year":"2016","unstructured":"Vakili , S. , Langlois , J. and Bois , G . 2016. Accuracy-aware processor customisation for fixed-point arithmetic . IET Computers & Digital Techniques 10 , pages 1 -- 11 , Jan. 2016 . Vakili, S., Langlois, J. and Bois, G. 2016. Accuracy-aware processor customisation for fixed-point arithmetic. IET Computers & Digital Techniques 10, pages 1--11, Jan. 2016."},{"key":"e_1_3_2_1_27_1","unstructured":"XILINX CORPORATION. 2010. Virtex-4 family overview. http:\/\/www.xilinx.com\/support\/documentation\/datasheets\/ds112.pdf  XILINX CORPORATION. 2010. Virtex-4 family overview. http:\/\/www.xilinx.com\/support\/documentation\/datasheets\/ds112.pdf"},{"key":"e_1_3_2_1_28_1","unstructured":"XILINX CORPORATION. 2011. Virtex-II pro and Virtex-II Pro X platform FPGAs data sheet. http:\/\/www.xilinx.com\/support\/documentation\/datasheets\/ds083.pdf  XILINX CORPORATION. 2011. Virtex-II pro and Virtex-II Pro X platform FPGAs data sheet. http:\/\/www.xilinx.com\/support\/documentation\/datasheets\/ds083.pdf"},{"key":"e_1_3_2_1_29_1","unstructured":"XILINX CORPORATION. 2016. MicroBlaze Soft Processor Core. http:\/\/www.xilinx.com\/products\/design-tools\/microblaze.html  XILINX CORPORATION. 2016. MicroBlaze Soft Processor Core. http:\/\/www.xilinx.com\/products\/design-tools\/microblaze.html"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887921"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2641361.2641377"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145732"}],"event":{"name":"SCOPES '16: 19th International Workshop on Software and Compilers for Embedded Systems","sponsor":["EDAA European Design Automation Association","SIGBED"],"location":"Sankt Goar Germany","acronym":"SCOPES '16"},"container-title":["Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2906363.2906385","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2906363.2906385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:55:50Z","timestamp":1750272950000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2906363.2906385"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,23]]},"references-count":32,"alternative-id":["10.1145\/2906363.2906385","10.1145\/2906363"],"URL":"https:\/\/doi.org\/10.1145\/2906363.2906385","relation":{},"subject":[],"published":{"date-parts":[[2016,5,23]]},"assertion":[{"value":"2016-05-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}