{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:56Z","timestamp":1772164076001,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T00:00:00Z","timestamp":1464825600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,2]]},"DOI":"10.1145\/2908080.2908111","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T15:23:42Z","timestamp":1464881022000},"page":"697-710","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["FlexVec: auto-vectorization for irregular loops"],"prefix":"10.1145","author":[{"given":"Sara S.","family":"Baghsorkhi","sequence":"first","affiliation":[{"name":"Intel, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nalini","family":"Vasudevan","sequence":"additional","affiliation":[{"name":"Google, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youfeng","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel architecture instruction set extensions programming reference. August 2015. URL https:\/\/software.intel.com\/sites\/ default\/files\/managed\/07\/b7\/319433-023.pdf.  Intel architecture instruction set extensions programming reference. August 2015. URL https:\/\/software.intel.com\/sites\/ default\/files\/managed\/07\/b7\/319433-023.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"GROMACS molecular simulation toolkit. URL http:\/\/www. gromacs.org\/.  GROMACS molecular simulation toolkit. URL http:\/\/www. gromacs.org\/."},{"key":"e_1_3_2_1_3_1","unstructured":"The GZIP benchmark. URL http:\/\/www.gzip.org\/.  The GZIP benchmark. URL http:\/\/www.gzip.org\/."},{"key":"e_1_3_2_1_4_1","unstructured":"Transactional synchronization in Haswell. URL https: \/\/software.intel.com\/en-us\/blogs\/2012\/02\/07\/ transactional-synchronization-in-haswell\/.  Transactional synchronization in Haswell. URL https: \/\/software.intel.com\/en-us\/blogs\/2012\/02\/07\/ transactional-synchronization-in-haswell\/."},{"key":"e_1_3_2_1_5_1","unstructured":"Intel C++ compilers. URL https:\/\/software.intel.com\/ en-us\/c-compilers.  Intel C++ compilers. URL https:\/\/software.intel.com\/ en-us\/c-compilers."},{"key":"e_1_3_2_1_6_1","unstructured":"Intel architecture instruction set extensions programming reference. 2015.  Intel architecture instruction set extensions programming reference. 2015."},{"key":"e_1_3_2_1_7_1","unstructured":"The MIMD lattice computation (MILC). URL https: \/\/www.nersc.gov\/users\/computational-systems\/ cori\/nersc-8-procurement\/trinity-nersc-8-rfp\/ nersc-8-trinity-benchmarks\/milc\/.  The MIMD lattice computation (MILC). URL https: \/\/www.nersc.gov\/users\/computational-systems\/ cori\/nersc-8-procurement\/trinity-nersc-8-rfp\/ nersc-8-trinity-benchmarks\/milc\/."},{"key":"e_1_3_2_1_8_1","unstructured":"The ZLIB benchmark. URL http:\/\/www.zlib.net\/.  The ZLIB benchmark. URL http:\/\/www.zlib.net\/."},{"key":"e_1_3_2_1_9_1","volume-title":"NEON and VFP programming","author":"ARM.","year":"2010","unstructured":"ARM. NEON and VFP programming . 2010 . ARM. NEON and VFP programming. 2010."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.38"},{"key":"e_1_3_2_1_11_1","unstructured":"DARPA and DOE. Synthetic scalable concise applications benchmkark suite. URL http:\/\/graphanalysis.org\/benchmark\/ index.html.  DARPA and DOE. Synthetic scalable concise applications benchmkark suite. URL http:\/\/graphanalysis.org\/benchmark\/ index.html."},{"key":"e_1_3_2_1_12_1","first-page":"24","volume-title":"Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization, CGO \u201903","author":"Dehnert J. C.","year":"2003","unstructured":"J. C. Dehnert , B. K. Grant , J. P. Banning , R. Johnson , T. Kistler , A. Klaiber , and J. Mattson . The Transmeta code morphing™ software: Using speculation, recovery, and adaptive retranslation to address real-life challenges . In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization, CGO \u201903 , pages 15\u2013 24 , 2003 . J. C. Dehnert, B. K. Grant, J. P. Banning, R. Johnson, T. Kistler, A. Klaiber, and J. Mattson. The Transmeta code morphing™ software: Using speculation, recovery, and adaptive retranslation to address real-life challenges. In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization, CGO \u201903, pages 15\u201324, 2003."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/24039.24041"},{"key":"e_1_3_2_1_14_1","volume-title":"AMD and VIA CPUs.","author":"Fog A.","year":"2014","unstructured":"A. Fog . Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel , AMD and VIA CPUs. Dec 2014 . URL http:\/\/ www.agner.org\/optimize\/instruction_tables.pdf. A. Fog. Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs. Dec 2014. URL http:\/\/ www.agner.org\/optimize\/instruction_tables.pdf."},{"key":"e_1_3_2_1_15_1","unstructured":"N. C. for Biotechnology Information (NCBI). The basic local alignment search tool. URL http:\/\/blast.ncbi.nlm.nih.gov\/ Blast.cgi.  N. C. for Biotechnology Information (NCBI). The basic local alignment search tool. URL http:\/\/blast.ncbi.nlm.nih.gov\/ Blast.cgi."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014884"},{"key":"e_1_3_2_1_17_1","first-page":"1021","volume-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913","author":"Govindaraju V.","year":"2013","unstructured":"V. Govindaraju , T. Nowatzki , and K. Sankaralingam . Breaking SIMD shackles with an exposed flexible microarchitecture and the access execute PDG . In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913 , Piscataway, NJ, USA , 2013 . IEEE Press. ISBN 978-1-4799- 1021 - 1022 . V. Govindaraju, T. Nowatzki, and K. Sankaralingam. Breaking SIMD shackles with an exposed flexible microarchitecture and the access execute PDG. In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913, Piscataway, NJ, USA, 2013. IEEE Press. ISBN 978-1-4799-1021-2."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356085"},{"key":"e_1_3_2_1_19_1","volume-title":"PowerPC microprocessor family: AltiVec(TM) technology programming environments manual","author":"IBM.","year":"2003","unstructured":"IBM. PowerPC microprocessor family: AltiVec(TM) technology programming environments manual . 2003 . IBM. PowerPC microprocessor family: AltiVec(TM) technology programming environments manual. 2003."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006736"},{"key":"e_1_3_2_1_21_1","unstructured":"S. N. Laboratories. LAMMPS. URL http:\/\/lammps.sandia. gov\/.  S. N. Laboratories. LAMMPS. URL http:\/\/lammps.sandia. gov\/."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254106"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.68"},{"key":"e_1_3_2_1_26_1","first-page":"7695","volume":"978","author":"IEEE Computer Society","unstructured":"IEEE Computer Society . ISBN 978-0 - 7695 - 4566 -0. IEEE Computer Society. ISBN 978-0-7695-4566-0.","journal-title":"ISBN"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2151014"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993501"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/2738600.2738625"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224655"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224553"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90129-D"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.33"},{"key":"e_1_3_2_1_34_1","volume-title":"Intel Technology Journal","author":"Singhal R.","year":"2005","unstructured":"R. Singhal , K. Venkatraman , E. Cohn , J. Holm , D. Koufaty , M. Lin , M. Madhav , M. Mattwandel , N. Nidhi , J. Pearce , and M. Seshadri . Performance analysis and validation of the Intel Pentium 4 processor on 90nm technology . In Intel Technology Journal , 2005 . R. Singhal, K. Venkatraman, E. Cohn, J. Holm, D. Koufaty, M. Lin, M. Madhav, M. Mattwandel, N. Nidhi, J. Pearce, and M. Seshadri. Performance analysis and validation of the Intel Pentium 4 processor on 90nm technology. In Intel Technology Journal, 2005."},{"key":"e_1_3_2_1_35_1","first-page":"362","volume-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913","author":"Sujon M. H.","year":"2013","unstructured":"M. H. Sujon , R. C. Whaley , and Q. Yi . Vectorization past dependent branches through speculation . In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913 , pages 353\u2013 362 , Piscataway, NJ, USA , 2013 . IEEE Press. ISBN 978-1-4799-1021-2. URL http:\/\/dl.acm.org\/ citation.cfm?id=2523721.2523769. M. H. Sujon, R. C. Whaley, and Q. Yi. Vectorization past dependent branches through speculation. In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913, pages 353\u2013362, Piscataway, NJ, USA, 2013. IEEE Press. ISBN 978-1-4799-1021-2. URL http:\/\/dl.acm.org\/ citation.cfm?id=2523721.2523769."}],"event":{"name":"PLDI '16: ACM SIGPLAN Conference on Programming Language Design and Implementation","location":"Santa Barbara CA USA","acronym":"PLDI '16","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2908080.2908111","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2908080.2908111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:54:50Z","timestamp":1750208090000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2908080.2908111"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,2]]},"references-count":35,"alternative-id":["10.1145\/2908080.2908111","10.1145\/2908080"],"URL":"https:\/\/doi.org\/10.1145\/2908080.2908111","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2980983.2908111","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2016,6,2]]},"assertion":[{"value":"2016-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}