{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T15:38:48Z","timestamp":1767109128293,"version":"3.41.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T00:00:00Z","timestamp":1464134400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"one of the six SRC STARnet Centers"},{"name":"MARCO and DARPA"},{"name":"NSF","award":["1205618"],"award-info":[{"award-number":["1205618"]}]},{"name":"Center for Low Energy Systems Technology"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2016,7,26]]},"abstract":"<jats:p>\n            Vertical tunnel field-effect transistors (VTFETs) have been extensively explored to overcome the scaling limits and to improve on-current (\n            <jats:italic>\n              I\n              <jats:sub>ON<\/jats:sub>\n            <\/jats:italic>\n            ) compared to standard lateral device structures for the future technologies. The benefits in terms of reduced footprint, high\n            <jats:italic>\n              I\n              <jats:sub>ON<\/jats:sub>\n            <\/jats:italic>\n            and feasibility of fabrication have been demonstrated in several works. Among various VTFETs, the asymmetric heterojunction vertical tunnel FETs (HVTFETs) have emerged as one of the promising alternatives to standard transistors for low-voltage applications. However, while such device-level benefits without parasitics have been widely investigated, logic-gate design with parasitics and layout implications are not clear. In this article, we investigate and compare the layouts and parasitic capacitances and resistances of HVTFETs with FinFETs. Due to the vertical device structure of HVTFETs, a smaller footprint is observed compared to FinFETs in cells with small fan-in. However, for high fan-in cells, HVTFETs exhibit area overheads due to infeasibility of contact sharing in parallel and series transistors. These area overheads also lead to approximately 48% higher parasitic capacitance and resistance compared to FinFETs when the number of parallel and series connections increases. Further, in order to analyze the impact of parasitics, we modeled the analytical parasitics in SPICE. The models for both HVTFETs and FinFETs with parasitics were used to simulate a 15-stage inverter-based ring oscillator (RO) in order to compare the delay and energy. Our simulation results clearly show that HVTFETs exhibit less delay at a\n            <jats:italic>\n              V\n              <jats:sub>DD<\/jats:sub>\n            <\/jats:italic>\n            &lt; 0.45 V and higher energy efficiency for\n            <jats:italic>\n              V\n              <jats:sub>DDs<\/jats:sub>\n            <\/jats:italic>\n            in the range of 0.3V--0.7V, albeit at the cost of 8% performance degradation.\n          <\/jats:p>","DOI":"10.1145\/2914790","type":"journal-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T18:07:06Z","timestamp":1464199626000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Comparative Area and Parasitics Analysis in FinFET and Heterojunction Vertical TFET Standard Cells"],"prefix":"10.1145","volume":"12","author":[{"given":"Moon Seok","family":"Kim","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, PA, USA"}]},{"given":"William","family":"Cane-Wissing","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, PA, USA"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, PA, USA"}]},{"given":"Jack","family":"Sampson","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, PA, USA"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[{"name":"University of Notre Dame, IN, USA"}]},{"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, PA, USA"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2016,5,25]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2040094"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2003.1256830"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2015.7165883"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227848"},{"key":"e_1_2_1_5_1","unstructured":"A. Biddle and Jason S. T. Chen. 2013. FinFET technology -- understanding and productizing a new transistor. A Joint Whitepaper from TSMC and Synopsys.  A. Biddle and Jason S. T. Chen. 2013. FinFET technology -- understanding and productizing a new transistor. A Joint Whitepaper from TSMC and Synopsys."},{"volume-title":"International Electron Devices Meeting, (IEDM\u201901)","year":"2001","author":"Choi Y. K.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2014.7039170"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532046"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2010.5713788"},{"key":"#cr-split#-e_1_2_1_10_1.1","doi-asserted-by":"crossref","unstructured":"U. Heo etal 2015. A high-efficiency switched-capacitance HTFET charge pump for low-input-voltage applications. In IEEE VLSI Design. DOI:10.1109\/VLSID.2015.58 10.1109\/VLSID.2015.58","DOI":"10.1109\/VLSID.2015.58"},{"key":"#cr-split#-e_1_2_1_10_1.2","doi-asserted-by":"crossref","unstructured":"U. Heo et al. 2015. A high-efficiency switched-capacitance HTFET charge pump for low-input-voltage applications. In IEEE VLSI Design. DOI:10.1109\/VLSID.2015.58","DOI":"10.1109\/VLSID.2015.58"},{"volume-title":"TSMC Technology Symposium 2013: Progress in 20nm, 16nm FinFET, and 3D-IC Technologies. Retrieved","year":"2013","author":"Hou C.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"e_1_2_1_13_1","first-page":"11","article-title":"A steep-slope tunnel FET based SAR analog-to-digital converter","volume":"61","author":"Kim M. S.","year":"2014","journal-title":"IEEE Transactions on Electron and Devices"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2014.6978551"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.82"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IWJT.2010.5475000"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2187454"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2012.6256990"},{"volume-title":"IEEE International Symposium on Low Power Electronics and Design (ISLPED\u201913)","author":"Liu H.","key":"e_1_2_1_20_1"},{"volume-title":"Retrieved","year":"2014","author":"Liu H.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361068"},{"key":"#cr-split#-e_1_2_1_23_1.1","doi-asserted-by":"crossref","unstructured":"D. K. Mohata etal 2012. Demonstration of improved heteroepitaxy scaled gate stack and reduced interface states enabling heterojunction tunnel FETs with high drive current and high on-off ratio. 2012 Symposium on VLSI Technology (VLSIT'12). DOI:10.1109\/VLSIT.2012.6242457 10.1109\/VLSIT.2012.6242457","DOI":"10.1109\/VLSIT.2012.6242457"},{"key":"#cr-split#-e_1_2_1_23_1.2","doi-asserted-by":"crossref","unstructured":"D. K. Mohata et al. 2012. Demonstration of improved heteroepitaxy scaled gate stack and reduced interface states enabling heterojunction tunnel FETs with high drive current and high on-off ratio. 2012 Symposium on VLSI Technology (VLSIT'12). DOI:10.1109\/VLSIT.2012.6242457","DOI":"10.1109\/VLSIT.2012.6242457"},{"volume-title":"IEEE International Electron Devices Meeting (IEDM\u201914)","year":"2014","author":"Natarajan S.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696221"},{"key":"e_1_2_1_26_1","doi-asserted-by":"crossref","unstructured":"B. Rajamohanan etal 2013. Low-temperature atomic-layer-deposited high-k dielectric for p-Channel In0.7Ga0.3As\/GaAs0.35Sb0.65 heterojunction tunneling field-effect transistor. Applied Physics Express.  B. Rajamohanan et al. 2013. Low-temperature atomic-layer-deposited high-k dielectric for p-Channel In 0.7 Ga 0.3 As\/GaAs 0.35 Sb 0.65 heterojunction tunneling field-effect transistor. Applied Physics Express.","DOI":"10.7567\/APEX.6.101201"},{"key":"e_1_2_1_27_1","article-title":"Parasitic gate capacitance model for triple-gate FinFETs","volume":"10","author":"Salas Rodriguez S.","year":"2013","journal-title":"IEEE Transactions on Electron Devices. DOI"},{"key":"#cr-split#-e_1_2_1_28_1.1","doi-asserted-by":"crossref","unstructured":"V. Saripalli etal 2011. Exploiting heterogeneity for energy efficiency in chip multiprocessors. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. DOI:10.1109\/JETCAS.2011.2158343 10.1109\/JETCAS.2011.2158343","DOI":"10.1109\/JETCAS.2011.2158343"},{"key":"#cr-split#-e_1_2_1_28_1.2","doi-asserted-by":"crossref","unstructured":"V. Saripalli et al. 2011. Exploiting heterogeneity for energy efficiency in chip multiprocessors. IEEE Journal on Emerging and Selected Topics in Circuits and Systems. DOI:10.1109\/JETCAS.2011.2158343","DOI":"10.1109\/JETCAS.2011.2158343"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596690"},{"key":"e_1_2_1_31_1","article-title":"In search of \u201cForever,\u201d continued transistor scaling one new material at a time","volume":"10","author":"Thompson S. E.","year":"2005","journal-title":"IEEE Transactions on Semiconductor Manufacturing. DOI"},{"key":"#cr-split#-e_1_2_1_32_1.1","doi-asserted-by":"crossref","unstructured":"W. C. Wang and P. Gupta. 2014. Efficient layout generation and evaluation of vertical channel devices. IEEE\/ACM ICCAD'14. DOI:10.1109\/ICCAD.2014.7001404 10.1109\/ICCAD.2014.7001404","DOI":"10.1109\/ICCAD.2014.7001404"},{"key":"#cr-split#-e_1_2_1_32_1.2","doi-asserted-by":"crossref","unstructured":"W. C. Wang and P. Gupta. 2014. Efficient layout generation and evaluation of vertical channel devices. IEEE\/ACM ICCAD'14. DOI:10.1109\/ICCAD.2014.7001404","DOI":"10.1109\/ICCAD.2014.7001404"},{"key":"#cr-split#-e_1_2_1_33_1.1","doi-asserted-by":"crossref","unstructured":"L. Wei F. Boeuf T. Skotnicki and H. S. P. Wong. 2009. CMOS technology roadmap projection including parasitic effects. VLSI-TSA. DOI:10.1109\/VTSA.2009.5159299 10.1109\/VTSA.2009.5159299","DOI":"10.1109\/VTSA.2009.5159299"},{"key":"#cr-split#-e_1_2_1_33_1.2","doi-asserted-by":"crossref","unstructured":"L. Wei F. Boeuf T. Skotnicki and H. S. P. Wong. 2009. CMOS technology roadmap projection including parasitic effects. VLSI-TSA. DOI:10.1109\/VTSA.2009.5159299","DOI":"10.1109\/VTSA.2009.5159299"},{"key":"e_1_2_1_34_1","article-title":"Analysis of geometry-dependent parasitics in multifin double-gate FinFETs","volume":"10","author":"Wu W.","year":"2007","journal-title":"IEEE Transactions on Electron Devices. DOI"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.101"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2414924"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2015.7165887"},{"volume-title":"International Electron Devices Meeting (IEDM\u201902)","year":"2002","author":"Yu B.","key":"e_1_2_1_38_1"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2914790","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2914790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:55Z","timestamp":1750273495000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2914790"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,25]]},"references-count":43,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,7,26]]}},"alternative-id":["10.1145\/2914790"],"URL":"https:\/\/doi.org\/10.1145\/2914790","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2016,5,25]]},"assertion":[{"value":"2015-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-05-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}