{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:38Z","timestamp":1750308578843,"version":"3.41.0"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2017,3,2]],"date-time":"2017-03-02T00:00:00Z","timestamp":1488412800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"RGC and GRF"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2017,4,30]]},"abstract":"<jats:p>The number of chip pins is limited due to the cost and reliability issues of sophisticated packages, and it is predicted that the chip pin count will be overstretched to satisfy the requirements of both power delivery and memory access. The gap between the achievable pin count and the demand will increase as the technology scales, due to the increasing computation resources and supply current. Pin reduction techniques are thus required for continued computing performance growth. In this article, we propose a chip pin constraint alleviation strategy, through on\/off-chip power delivery system co-design, to effectively reduce the demand for power pins. An analytical model of a power delivery system, consisting of on\/off-chip regulators and a power delivery network, is proposed to evaluate the influence of regulator design and package conduction loss. By combining this model with a multi-core processor model of performance and memory bandwidth requirements, we characterize the entire multi-core processor system to investigate the relationship between the chip pin constraint and performance in multi-core processor scaling and the effectiveness of our strategy. Experiments show that with the conventional power delivery system design, the chip pin constraint severely limits the performance growth as the technology scales. Using the on\/off-chip power delivery system co-design, our strategy achieves a significant pin count reduction, for example, 31.3% at the 8nm technology node, compared to the conventional design with the same chip performance, while, provided with the same chip pin count, it is able to improve, by 35.0%, the chip performance at 8nm compared to the conventional design. For real applications of different parallelism, our strategy outperforms its counterpart, with a 23.7% performance improvement on average at the 8nm technology node.<\/jats:p>","DOI":"10.1145\/2914791","type":"journal-article","created":{"date-parts":[[2017,3,6]],"date-time":"2017-03-06T13:56:34Z","timestamp":1488808594000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Alleviate Chip Pin Constraint for Multicore Processor by On\/Off-Chip Power Delivery System Codesign"],"prefix":"10.1145","volume":"13","author":[{"given":"Xuan","family":"Wang","sequence":"first","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]},{"given":"Jiang","family":"Xu","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]},{"given":"Zhe","family":"Wang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]},{"given":"Haoran","family":"Li","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]},{"given":"Zhehui","family":"Wang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]},{"given":"Peng","family":"Yang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]},{"given":"Luan H. K.","family":"Duong","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]},{"given":"Rafael K. V.","family":"Maeda","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]},{"given":"Zhifei","family":"Wang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science of Technology, Hong Kong, China"}]}],"member":"320","published-online":{"date-parts":[[2017,3,2]]},"reference":[{"volume-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA\u201904)","author":"Alaa","key":"e_1_2_1_1_1","unstructured":"Alaa R. Alameldeen and David A. Wood. 2004. Adaptive cache compression for high-performance processors . In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA\u201904) . IEEE Computer Society, Washington, DC, 212--223. Alaa R. Alameldeen and David A. Wood. 2004. Adaptive cache compression for high-performance processors. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA\u201904). IEEE Computer Society, Washington, DC, 212--223."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_2_1_3_1","unstructured":"Bourns Inc. 2010. Retrieved from http:\/\/www.bourns.com.  Bourns Inc. 2010. Retrieved from http:\/\/www.bourns.com."},{"volume-title":"Proceedings of the 2014 29th Annual IEEE Applied Power Electronics Conference and Exposition (APEC\u201914)","author":"Burton E. A.","key":"e_1_2_1_4_1","unstructured":"E. A. Burton , G. Schrom , F. Paillet , J. Douglas , W. J. Lambert , K. Radhakrishnan , and M. J. Hill . 2014. FIVR fully integrated voltage regulators on 4th generation intel core SoCs . In Proceedings of the 2014 29th Annual IEEE Applied Power Electronics Conference and Exposition (APEC\u201914) . E. A. Burton, G. Schrom, F. Paillet, J. Douglas, W. J. Lambert, K. Radhakrishnan, and M. J. Hill. 2014. FIVR fully integrated voltage regulators on 4th generation intel core SoCs. In Proceedings of the 2014 29th Annual IEEE Applied Power Electronics Conference and Exposition (APEC\u201914)."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"e_1_2_1_6_1","unstructured":"Coilcraft. 2005. Homepage. Retrieved from http:\/\/www.coilcraft.com.  Coilcraft. 2005. Homepage. Retrieved from http:\/\/www.coilcraft.com."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_2_1_8_1","unstructured":"Fairchild. 2012. Fairchild Semiconductor. Retrieved from https:\/\/www.fairchildsemi.com.  Fairchild. 2012. Fairchild Semiconductor. Retrieved from https:\/\/www.fairchildsemi.com."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425784"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907)","author":"Gupta Meeta S.","key":"e_1_2_1_10_1","unstructured":"Meeta S. Gupta , Jarod L. Oatley , Russ Joseph , Gu-Yeon Wei , and David M. Brooks . 2007. Understanding voltage variations in chip multiprocessors using a distributed power-delivery network . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907) . 624--629. Meeta S. Gupta, Jarod L. Oatley, Russ Joseph, Gu-Yeon Wei, and David M. Brooks. 2007. Understanding voltage variations in chip multiprocessors using a distributed power-delivery network. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907). 624--629."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"e_1_2_1_15_1","volume-title":"2010 update","author":"International Technology ITRS.","year":"2011","unstructured":"ITRS. International Technology Roadmap for Semiconductors , 2010 update , 2011 . Semiconductor Industry Association , Retrieve from http:\/\/public.itrs.net. ITRS. International Technology Roadmap for Semiconductors, 2010 update, 2011. Semiconductor Industry Association, Retrieve from http:\/\/public.itrs.net."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture","author":"Kim Wonyoung","year":"2008","unstructured":"Wonyoung Kim , M. S. Gupta , Gu-Yeon Wei , and D. Brooks . 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators . In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture , 2008 (HPCA\u201908). 123--134. Wonyoung Kim, M. S. Gupta, Gu-Yeon Wei, and D. Brooks. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture, 2008 (HPCA\u201908). 123--134."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902204"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333687"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_20_1","unstructured":"MOSIS. 2014. MOSIS Integrated Circuit Fabrication Service USC Information Sciences Insitute. Retrieved from http:\/\/www.mosis.com.  MOSIS. 2014. MOSIS Integrated Circuit Fabrication Service USC Information Sciences Insitute. Retrieved from http:\/\/www.mosis.com."},{"key":"e_1_2_1_21_1","unstructured":"Murata. 2014. Murata Manufacturing. Retrieved from http:\/\/www.murata.com.  Murata. 2014. Murata Manufacturing. Retrieved from http:\/\/www.murata.com."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2005.846527"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"volume-title":"Proceedings of the Advanced Power Electronics Conference.","author":"Paillet F.","key":"e_1_2_1_24_1","unstructured":"F. Paillet , G. Schrom , and J. Hahn . 2010. A 60MHz 50W fine-grain package-integrated VR powering a CPU from 3.3V . In Proceedings of the Advanced Power Electronics Conference. F. Paillet, G. Schrom, and J. Hahn. 2010. A 60MHz 50W fine-grain package-integrated VR powering a CPU from 3.3V. In Proceedings of the Advanced Power Electronics Conference."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235126"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.65"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 13th Annual Conference Proceedings of the Applied Power Electronics Conference and Exposition","volume":"1","author":"Redl R.","year":"1998","unstructured":"R. Redl , B. P. Erisman , and Z. Zansky . 1998. Optimizing the load transient response of the buck converter . In Proceedings of the 13th Annual Conference Proceedings of the Applied Power Electronics Conference and Exposition , 1998 . (APEC\u201998), Vol. 1 . 170--176. R. Redl, B. P. Erisman, and Z. Zansky. 1998. Optimizing the load transient response of the buck converter. In Proceedings of the 13th Annual Conference Proceedings of the Applied Power Electronics Conference and Exposition, 1998. (APEC\u201998), Vol. 1. 170--176."},{"key":"e_1_2_1_28_1","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TPEL.2005.869743","article-title":"Analytical loss model of power MOSFET","volume":"21","author":"Ren Yuancheng","year":"2006","unstructured":"Yuancheng Ren , Ming Xu , J. Zhou , and F. C. Lee . 2006 . Analytical loss model of power MOSFET . IEEE Trans. Power Electron. 21 , 2 (Mar. 2006), 310--319. Yuancheng Ren, Ming Xu, J. Zhou, and F. C. Lee. 2006. Analytical loss model of power MOSFET. IEEE Trans. Power Electron. 21, 2 (Mar. 2006), 310--319.","journal-title":"IEEE Trans. Power Electron."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2045601"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370864"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013302"},{"volume-title":"Proceedings of the 2006 IEEE International Conference on Integrated Circuit Design and Technology (ICICDT\u201906)","author":"Schrom G.","key":"e_1_2_1_33_1","unstructured":"G. Schrom , P. Hazucha , F. Paillet , D. S. Gardner , S. T. Moon , and T. Karnik . 2006. Optimal design of monolithic integrated DC-DC converters . In Proceedings of the 2006 IEEE International Conference on Integrated Circuit Design and Technology (ICICDT\u201906) . 1--3. G. Schrom, P. Hazucha, F. Paillet, D. S. Gardner, S. T. Moon, and T. Karnik. 2006. Optimal design of monolithic integrated DC-DC converters. In Proceedings of the 2006 IEEE International Conference on Integrated Circuit Design and Technology (ICICDT\u201906). 1--3."},{"volume-title":"Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201910)","author":"Sizikov G.","key":"e_1_2_1_34_1","unstructured":"G. Sizikov , A. Kolodny , E. G. Fridman , and M. Zelikson . 2010. Efficiency optimization of integrated DC-DC buck converters . In Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201910) . 1208--1211. G. Sizikov, A. Kolodny, E. G. Fridman, and M. Zelikson. 2010. Efficiency optimization of integrated DC-DC buck converters. In Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201910). 1208--1211."},{"volume-title":"Proceedings of the 2011 International Symposium on Low Power Electronics and Design (ISLPED\u201911)","author":"Stanley-Marbell P.","key":"e_1_2_1_35_1","unstructured":"P. Stanley-Marbell , V. C. Cabezas , and R. P. Luijten . 2011. Pinned to the walls impact of packaging and application properties on the memory and power walls . In Proceedings of the 2011 International Symposium on Low Power Electronics and Design (ISLPED\u201911) . 51--56. P. Stanley-Marbell, V. C. Cabezas, and R. P. Luijten. 2011. Pinned to the walls impact of packaging and application properties on the memory and power walls. In Proceedings of the 2011 International Symposium on Low Power Electronics and Design (ISLPED\u201911). 51--56."},{"key":"e_1_2_1_36_1","first-page":"8","article-title":"A switched-inductor integrated voltage regulator with nonlinear feedback and network-on-chip load in 45 nm SOI","volume":"47","author":"Sturcken N.","year":"2012","unstructured":"N. Sturcken , M. Petracca , S. Warren , P. Mantovani , L. P. Carloni , AV. Peterchev , and Kenneth L. Shepard . 2012 . A switched-inductor integrated voltage regulator with nonlinear feedback and network-on-chip load in 45 nm SOI . J. Solid-State Circ. 47 , 8 (Aug. 2012), 1935--1945. N. Sturcken, M. Petracca, S. Warren, P. Mantovani, L. P. Carloni, AV. Peterchev, and Kenneth L. Shepard. 2012. A switched-inductor integrated voltage regulator with nonlinear feedback and network-on-chip load in 45 nm SOI. J. Solid-State Circ. 47, 8 (Aug. 2012), 1935--1945.","journal-title":"J. Solid-State Circ."},{"volume-title":"Proceedings of the 22nd Annual IEEE Applied Power Electronics Conference (APEC\u201907)","author":"Sun Jian","key":"e_1_2_1_37_1","unstructured":"Jian Sun , Jian-Qiang Lu , David Giuliano , T. Paul Chow , and Ronald J. Gutmann . 2007a. 3D power delivery for microprocessors and high-performance ASICs . In Proceedings of the 22nd Annual IEEE Applied Power Electronics Conference (APEC\u201907) . 127--133. Jian Sun, Jian-Qiang Lu, David Giuliano, T. Paul Chow, and Ronald J. Gutmann. 2007a. 3D power delivery for microprocessors and high-performance ASICs. In Proceedings of the 22nd Annual IEEE Applied Power Electronics Conference (APEC\u201907). 127--133."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342287"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.36"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917321"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047451"},{"key":"e_1_2_1_43_1","volume-title":"IEEE Power Electronics Specialists Conference","author":"Zhang Zhiliang","year":"2007","unstructured":"Zhiliang Zhang , W. Eberle , Zhihua Yang , Yan-Fei Liu , and P. C. Sen . 2007. Optimal design of current source gate driver for a buck voltage regulator based on a new analytical loss model . In IEEE Power Electronics Specialists Conference , 2007 (PESC\u201907). 1556--1562. Zhiliang Zhang, W. Eberle, Zhihua Yang, Yan-Fei Liu, and P. C. Sen. 2007. Optimal design of current source gate driver for a buck voltage regulator based on a new analytical loss model. In IEEE Power Electronics Specialists Conference, 2007 (PESC\u201907). 1556--1562."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the 37th IEEE Power Electronics Specialists Conference","author":"Zumel P.","year":"2006","unstructured":"P. Zumel , C. Fernnndez , A. de Castro , and O. Garcia . 2006. Efficiency improvement in multiphase converter by changing dynamically the number of phases . In Proceedings of the 37th IEEE Power Electronics Specialists Conference , 2006 (PESC\u201906). 1--6. P. Zumel, C. Fernnndez, A. de Castro, and O. Garcia. 2006. Efficiency improvement in multiphase converter by changing dynamically the number of phases. In Proceedings of the 37th IEEE Power Electronics Specialists Conference, 2006 (PESC\u201906). 1--6."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2914791","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2914791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:55Z","timestamp":1750273495000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2914791"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,2]]},"references-count":44,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4,30]]}},"alternative-id":["10.1145\/2914791"],"URL":"https:\/\/doi.org\/10.1145\/2914791","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2017,3,2]]},"assertion":[{"value":"2015-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-03-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}