{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:29Z","timestamp":1750308569599,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1145\/2925426.2926262","type":"proceedings-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T13:04:07Z","timestamp":1465563847000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Fairness-oriented OS Scheduling Support for Multicore Systems"],"prefix":"10.1145","author":[{"given":"Changdae","family":"Kim","sequence":"first","affiliation":[{"name":"School of Computing, KAIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehyuk","family":"Huh","sequence":"additional","affiliation":[{"name":"School of Computing, KAIST"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000107"},{"key":"e_1_3_2_1_4_1","volume-title":"ARM whitepaper","author":"Greenhalgh P.","year":"2011","unstructured":"P. Greenhalgh . Big.LI TTLE processing with ARM Cortex-A15 & Cortex-A7. ARM whitepaper , 2011 . P. Greenhalgh. Big.LITTLE processing with ARM Cortex-A15 & Cortex-A7. ARM whitepaper, 2011."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798265"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151001"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485936"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006707"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000071"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654085"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504188"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 16th IEEE international symposium on High Performance Computer Architecture (HPCA)","author":"Li T.","year":"2010","unstructured":"T. Li , P. Brett , R. Knauerhase , D. Koufaty , D. Reddy , and S. Hahn . Operating system support for overlapping-ISA heterogeneous multi-core architectures . In Proceedings of the 16th IEEE international symposium on High Performance Computer Architecture (HPCA) , 2010 . T. Li, P. Brett, R. Knauerhase, D. Koufaty, D. Reddy, and S. Hahn. Operating system support for overlapping-ISA heterogeneous multi-core architectures. In Proceedings of the 16th IEEE international symposium on High Performance Computer Architecture (HPCA), 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787281"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755929"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523748"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337184"}],"event":{"name":"ICS '16: 2016 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Istanbul Turkey","acronym":"ICS '16"},"container-title":["Proceedings of the 2016 International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926262","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2925426.2926262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:25Z","timestamp":1750273465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926262"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":22,"alternative-id":["10.1145\/2925426.2926262","10.1145\/2925426"],"URL":"https:\/\/doi.org\/10.1145\/2925426.2926262","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]},"assertion":[{"value":"2016-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}