{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:30Z","timestamp":1750308570201,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1145\/2925426.2926270","type":"proceedings-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T13:04:07Z","timestamp":1465563847000},"page":"1-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures"],"prefix":"10.1145","author":[{"given":"Yuan","family":"Yao","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, Zhejiang University"}]},{"given":"Guanhua","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Computing, National University of Singapore"}]},{"given":"Zhiguo","family":"Ge","sequence":"additional","affiliation":[{"name":"Huawei Singapore Research Centre"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[{"name":"School of Computing, National University of Singapore"}]},{"given":"Wenzhi","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Zhejiang University"}]},{"given":"Naxin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Huawei Singapore Research Centre"}]}],"member":"320","published-online":{"date-parts":[[2016,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01733-9","volume-title":"A Primer on Memory Consistency and Cache Coherence,\" Morgan and Claypool Publishers","author":"Sorin D. J.","year":"2011","unstructured":"D. J. Sorin , M. D. Hill , and D. A. Wood , \" A Primer on Memory Consistency and Cache Coherence,\" Morgan and Claypool Publishers , 2011 . D. J. Sorin, M. D. Hill, and D. A. Wood, \"A Primer on Memory Consistency and Cache Coherence,\" Morgan and Claypool Publishers, 2011."},{"key":"e_1_3_2_1_3_1","volume-title":"Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes.,\" in International Conference for Parallel Processing","author":"Gupta A.","year":"1990","unstructured":"A. Gupta , W.-D. Weber , and T. Mowry , \" Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes.,\" in International Conference for Parallel Processing , 1990 . A. Gupta, W.-D. Weber, and T. Mowry, \"Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes.,\" in International Conference for Parallel Processing, 1990."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854294"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.39"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755792"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628081"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"e_1_3_2_1_11_1","volume-title":"Cuckoo Directory: A Scalable Directory for Many-Core Systems,\" in International Symposium on High-Performance Computer Architecture","author":"Ferdman M.","year":"2011","unstructured":"M. Ferdman , P. Lotfi-Kamran , K. Balet , and B. Falsafi , \" Cuckoo Directory: A Scalable Directory for Many-Core Systems,\" in International Symposium on High-Performance Computer Architecture , 2011 . M. Ferdman, P. Lotfi-Kamran, K. Balet, and B. Falsafi, \"Cuckoo Directory: A Scalable Directory for Many-Core Systems,\" in International Symposium on High-Performance Computer Architecture, 2011."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081367"},{"key":"e_1_3_2_1_13_1","volume-title":"Library Cache Coherence,\" in Csail technical report","author":"Shim K. S.","year":"2011","unstructured":"K. S. Shim , M. H. Cho , M. Lis , and S. Devadas , \" Library Cache Coherence,\" in Csail technical report , 2011 . K. S. Shim, M. H. Cho, M. Lis, and S. Devadas, \"Library Cache Coherence,\" in Csail technical report, 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.12"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325102"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339696"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370853"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.155"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451119"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_26_1","volume-title":"GARNET: A Detailed On-Chip Network Model inside A Full-System Simulator,\" in International Symposium on Performance Analysis of Systems and Software","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal , T. Krishna , L.-S. Peh , and N. K. Jha , \" GARNET: A Detailed On-Chip Network Model inside A Full-System Simulator,\" in International Symposium on Performance Analysis of Systems and Software , 2009 . N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, \"GARNET: A Detailed On-Chip Network Model inside A Full-System Simulator,\" in International Symposium on Performance Analysis of Systems and Software, 2009."},{"key":"e_1_3_2_1_27_1","volume-title":"The Implementation of POWER7 TM: A Highly Parallel and Scalable Multi-Core High-End server Processor,\" in International Solid-State Circuits Conference","author":"Wendel D.","year":"2010","unstructured":"D. Wendel , R. Kalla , R. Cargoni , J. Clables , J. Friedrich , R. Frech , J. Kahle , B. Sinharoy , W. Starke , S. Taylor , S. Weitzel , S. G. Chu , S. Islam , and V. Zyuban , \" The Implementation of POWER7 TM: A Highly Parallel and Scalable Multi-Core High-End server Processor,\" in International Solid-State Circuits Conference , 2010 . D. Wendel, R. Kalla, R. Cargoni, J. Clables, J. Friedrich, R. Frech, J. Kahle, B. Sinharoy, W. Starke, S. Taylor, S. Weitzel, S. G. Chu, S. Islam, and V. Zyuban, \"The Implementation of POWER7 TM: A Highly Parallel and Scalable Multi-Core High-End server Processor,\" in International Solid-State Circuits Conference, 2010."},{"key":"e_1_3_2_1_28_1","volume-title":"Freshcache: Statically and Dynamically Exploiting Dataless Ways,\" in International Conference on Computer Design","author":"Basu A.","year":"2013","unstructured":"A. Basu , D. R. Hower , M. D. Hill , and M. M. Swift , \" Freshcache: Statically and Dynamically Exploiting Dataless Ways,\" in International Conference on Computer Design , 2013 . A. Basu, D. R. Hower, M. D. Hill, and M. M. Swift, \"Freshcache: Statically and Dynamically Exploiting Dataless Ways,\" in International Conference on Computer Design, 2013."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.113080"},{"key":"e_1_3_2_1_31_1","volume-title":"A Timestamp-Based Selective Invalidation Scheme for Multiprocessor Cache Coherence,\" in International Conference for Parallel Processing","author":"Yuan X.","year":"1996","unstructured":"X. Yuan , R. Melhem , and R. Gupta , \" A Timestamp-Based Selective Invalidation Scheme for Multiprocessor Cache Coherence,\" in International Conference for Parallel Processing , 1996 . X. Yuan, R. Melhem, and R. Gupta, \"A Timestamp-Based Selective Invalidation Scheme for Multiprocessor Cache Coherence,\" in International Conference for Parallel Processing, 1996."},{"key":"e_1_3_2_1_32_1","volume-title":"An Incessantly Coherent Cache Scheme for Shared Memory Multithreaded Systems,\" in International Workshop on Parallel Processing","author":"Nandy S.","year":"1994","unstructured":"S. Nandy and R. Narayan , \" An Incessantly Coherent Cache Scheme for Shared Memory Multithreaded Systems,\" in International Workshop on Parallel Processing , 1994 . S. Nandy and R. Narayan, \"An Incessantly Coherent Cache Scheme for Shared Memory Multithreaded Systems,\" in International Workshop on Parallel Processing, 1994."},{"key":"e_1_3_2_1_33_1","volume-title":"TSO-CC: Consistency Directed Cache Coherence for TSO,\" International Symposium on High-Performance Computer Architecture","author":"Elver M.","year":"2014","unstructured":"M. Elver and V. Nagarajan , \" TSO-CC: Consistency Directed Cache Coherence for TSO,\" International Symposium on High-Performance Computer Architecture , 2014 . M. Elver and V. Nagarajan, \"TSO-CC: Consistency Directed Cache Coherence for TSO,\" International Symposium on High-Performance Computer Architecture, 2014."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.37"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223995"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.82"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750405"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694356"}],"event":{"name":"ICS '16: 2016 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Istanbul Turkey","acronym":"ICS '16"},"container-title":["Proceedings of the 2016 International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926270","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2925426.2926270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:25Z","timestamp":1750273465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926270"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":39,"alternative-id":["10.1145\/2925426.2926270","10.1145\/2925426"],"URL":"https:\/\/doi.org\/10.1145\/2925426.2926270","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]},"assertion":[{"value":"2016-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}