{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T07:42:05Z","timestamp":1774942925855,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1145\/2925426.2926279","type":"proceedings-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T13:04:07Z","timestamp":1465563847000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes"],"prefix":"10.1145","author":[{"given":"Dimitrios","family":"Chasapis","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Casas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Schulz","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory, Livermore, CA, US"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jesus","family":"Labarta","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807637"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209958"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/324133.324234"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_6_1","volume-title":"the nanos++ parallel runtime. https:\/\/pm.bsc.es\/nanox","author":"SC.","year":"2015","unstructured":"B SC. Programming models group. the nanos++ parallel runtime. https:\/\/pm.bsc.es\/nanox , 2015 . BSC. Programming models group. the nanos++ parallel runtime. https:\/\/pm.bsc.es\/nanox, 2015."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009360039"},{"key":"e_1_3_2_1_8_1","first-page":"16","volume-title":"Euro-Par","author":"Casas M.","year":"2015","unstructured":"M. Casas , M. Moreto , L. Alvarez , E. Castillo , D. Chasapis , T. Hayes , L. Jaulmes , O. Palomar , O. Unsal , A. Cristal , E. Ayguade , J. Labarta , and M. Valero . Euro-Par 2015 , chapter Runtime-Aware Architectures , pages 16 -- 27 . August 2015. M. Casas, M. Moreto, L. Alvarez, E. Castillo, D. Chasapis, T. Hayes, L. Jaulmes, O. Palomar, O. Unsal, A. Cristal, E. Ayguade, J. Labarta, and M. Valero. Euro-Par 2015, chapter Runtime-Aware Architectures, pages 16--27. August 2015."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2829952"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155641"},{"key":"e_1_3_2_1_11_1","volume-title":"EXERT","author":"Davis J. D.","year":"2011","unstructured":"J. D. Davis , S. Rivoire , M. Goldszmidt , and E. K. Ardestani . Accounting for Variability in Large-Scale Cluster Power Models . In EXERT , 2011 . J. D. Davis, S. Rivoire, M. Goldszmidt, and E. K. Ardestani. Accounting for Variability in Large-Scale Cluster Power Models. In EXERT, 2011."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","DOI":"10.1137\/1.9781611971446","volume-title":"Applied Numerical Linear Algebra","author":"Demmel J. W.","year":"1997","unstructured":"J. W. Demmel . Applied Numerical Linear Algebra . Society for Industrial and Applied Mathematics , Philadelphia, PA, USA , 1997 . J. W. Demmel. Applied Numerical Linear Algebra. Society for Industrial and Applied Mathematics, Philadelphia, PA, USA, 1997."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749246.2749277"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2011.5999809"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915379"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160001"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798265"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807638"},{"key":"e_1_3_2_1_19_1","volume-title":"December","year":"2011","unstructured":"Intel. Intel-64 and IA-32 Architectures Software Developer's Manual. Intel , December 2011 . Intel. Intel-64 and IA-32 Architectures Software Developer's Manual. Intel, December 2011."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807634"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919634"},{"key":"e_1_3_2_1_22_1","unstructured":"Livermore Computing. The Catalyst supercomputer. http:\/\/computation.llnl.gov\/computers\/catalyst 2014.  Livermore Computing. The Catalyst supercomputer. http:\/\/computation.llnl.gov\/computers\/catalyst 2014."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20119-1_28"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465009"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503281"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2033345.2033368"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.116"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382598"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.71"},{"key":"e_1_3_2_1_31_1","volume-title":"November","author":"Shoga K.","year":"2014","unstructured":"K. Shoga , B. Rountree , and M. Schulz . Whitelisting MSRs with msr-safe , November 2014 . K. Shoga, B. Rountree, and M. Schulz. Whitelisting MSRs with msr-safe, November 2014."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382152"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.90"},{"issue":"11","key":"e_1_3_2_1_34_1","first-page":"1396","article-title":"Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. Solid-State Circuits","volume":"37","author":"Tschanz J.","year":"2002","unstructured":"J. Tschanz , J. Kao , S. Narendra , R. Nair , D. Antoniadis , A. Chandrakasan , and V. De . Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. Solid-State Circuits , IEEE Journal of , 37 ( 11 ): 1396 -- 1402 , Nov 2002 . J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. Solid-State Circuits, IEEE Journal of, 37(11):1396--1402, Nov 2002.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_35_1","volume-title":"Runtime-aware architectures: A first approach. Supercomputing frontiers and innovations, 1(1)","author":"Valero M.","year":"2014","unstructured":"M. Valero , M. Moreto , M. Casas , E. Ayguade , and J. Labarta . Runtime-aware architectures: A first approach. Supercomputing frontiers and innovations, 1(1) , 2014 . M. Valero, M. Moreto, M. Casas, E. Ayguade, and J. Labarta. Runtime-aware architectures: A first approach. Supercomputing frontiers and innovations, 1(1), 2014."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342010394383"}],"event":{"name":"ICS '16: 2016 International Conference on Supercomputing","location":"Istanbul Turkey","acronym":"ICS '16","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 2016 International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926279","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2925426.2926279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:25Z","timestamp":1750273465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926279"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":35,"alternative-id":["10.1145\/2925426.2926279","10.1145\/2925426"],"URL":"https:\/\/doi.org\/10.1145\/2925426.2926279","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]},"assertion":[{"value":"2016-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}