{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T20:09:53Z","timestamp":1791230993838,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100007801","name":"Fundaci\u00f3n S\u00e9neca","doi-asserted-by":"publisher","award":["18956\/JLI\/13"],"award-info":[{"award-number":["18956\/JLI\/13"]}],"id":[{"id":"10.13039\/100007801","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TIN2015-66972-C5-3-R"],"award-info":[{"award-number":["TIN2015-66972-C5-3-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","award":["TIN2015-66972-C5-1-R"],"award-info":[{"award-number":["TIN2015-66972-C5-1-R"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1145\/2925426.2926280","type":"proceedings-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T13:04:07Z","timestamp":1465563847000},"page":"1-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["TokenTLB"],"prefix":"10.1145","author":[{"given":"Albert","family":"Esteve","sequence":"first","affiliation":[{"name":"Parallel Architectures Group, Universitat Polit\u00e8cnica, de Val\u00e8ncia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[{"name":"Departamento de Ingenier\u00eda y, Tecnolog\u00eda de Computadores, Universidad de Murcia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antonio","family":"Robles","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mar\u00eda E.","family":"G\u00f3mez","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jos\u00e9","family":"Duato","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,6]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/www.amd.com. {Online","author":"Devices Advanced Micro","year":"2016","unstructured":"Advanced Micro Devices . http:\/\/www.amd.com. {Online ; accessed Jan- 2016 }. Advanced Micro Devices. http:\/\/www.amd.com. {Online; accessed Jan-2016}."},{"key":"e_1_3_2_1_2_1","volume-title":"http:\/\/www.arm.com. {Online","author":"ARM","year":"2016","unstructured":"ARM holdings plc. http:\/\/www.arm.com. {Online ; accessed Jan- 2016 }. ARM holdings plc. http:\/\/www.arm.com. {Online; accessed Jan-2016}."},{"key":"e_1_3_2_1_3_1","volume-title":"http:\/\/www.intel.com. {Online","author":"Intel Corporation","year":"2016","unstructured":"Intel Corporation . http:\/\/www.intel.com. {Online ; accessed Jan- 2016 }. Intel Corporation. http:\/\/www.intel.com. {Online; accessed Jan-2016}."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"ACM\/IEEE Conf. on Supercomputing (SC)","author":"Acacio M. E.","year":"2002","unstructured":"M. E. Acacio , J. Gonz\u00e1lez , J. M. Garc\u00eda , and J. Duato . Owner prediction for accelerating cache-to-cache transfer misses in cc-NUMA multiprocessors . In ACM\/IEEE Conf. on Supercomputing (SC) , pages 1 -- 12 , Nov. 2002 . M. E. Acacio, J. Gonz\u00e1lez, J. M. Garc\u00eda, and J. Duato. Owner prediction for accelerating cache-to-cache transfer misses in cc-NUMA multiprocessors. In ACM\/IEEE Conf. on Supercomputing (SC), pages 1--12, Nov. 2002."},{"key":"e_1_3_2_1_5_1","first-page":"33","volume-title":"GARNET: A detailed on-chip network model inside a full-system simulator","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal , T. Krishna , L.-S. Peh , and N. K. Jha . GARNET: A detailed on-chip network model inside a full-system simulator . In IEEE Int'l Symp. on Performance Analysis of Systems and Software (ISPASS) , pages 33 -- 42 , Apr. 2009 . N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. GARNET: A detailed on-chip network model inside a full-system simulator. In IEEE Int'l Symp. on Performance Analysis of Systems and Software (ISPASS), pages 33--42, Apr. 2009."},{"key":"e_1_3_2_1_6_1","first-page":"67","volume-title":"15th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal , L.-S. Peh , and N. K. Jha . In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects . In 15th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 67 -- 78 , Feb. 2009 . N. Agarwal, L.-S. Peh, and N. K. Jha. In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects. In 15th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 67--78, Feb. 2009."},{"key":"e_1_3_2_1_7_1","first-page":"30","volume-title":"5th Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW)","author":"Alameldeen A. R.","year":"2002","unstructured":"A. R. Alameldeen , C. J. Mauer , M. Xu , P. J. Harper , M. M. Martin , D. J. Sorin , M. D. Hill , and D. A. Wood . Evaluating non-deterministic multi-threaded commercial workloads . In 5th Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW) , pages 30 -- 38 , Feb. 2002 . A. R. Alameldeen, C. J. Mauer, M. Xu, P. J. Harper, M. M. Martin, D. J. Sorin, M. D. Hill, and D. A. Wood. Evaluating non-deterministic multi-threaded commercial workloads. In 5th Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW), pages 30--38, Feb. 2002."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.39"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"e_1_3_2_1_10_1","first-page":"62","volume-title":"17th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Bhattacharjee A.","year":"2011","unstructured":"A. Bhattacharjee , D. Lustig , and M. Martonosi . Shared last-level tlbs for chip multiprocessors . In 17th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 62 -- 73 , Feb. 2011 . A. Bhattacharjee, D. Lustig, and M. Martonosi. Shared last-level tlbs for chip multiprocessors. In 17th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 62--73, Feb. 2011."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.241"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.23"},{"key":"e_1_3_2_1_17_1","first-page":"177","volume-title":"20th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Demetriades S.","year":"2014","unstructured":"S. Demetriades and S. Cho . Stash directory: A scalable directory for many-core coherence . In 20th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 177 -- 188 , Feb. 2014 . S. Demetriades and S. Cho. Stash directory: A scalable directory for many-core coherence. In 20th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 177--188, Feb. 2014."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2412139"},{"key":"e_1_3_2_1_19_1","first-page":"169","volume-title":"17th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Ferdman M.","year":"2011","unstructured":"M. Ferdman , P. Lotfi-Kamran , K. Balet , and B. Falsafi . Cuckoo directory: A scalable directory for many-core systems . In 17th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 169 -- 180 , Feb. 2011 . M. Ferdman, P. Lotfi-Kamran, K. Balet, and B. Falsafi. Cuckoo directory: A scalable directory for many-core systems. In 17th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 169--180, Feb. 2011."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.11"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854292"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2889488"},{"key":"e_1_3_2_1_25_1","first-page":"34","volume-title":"Int'l Symp. on Workload Characterization (IISWC)","author":"Li M.-L.","year":"2005","unstructured":"M.-L. Li , R. Sasanka , S. V. Adve , Y.-K. Chen , and E. Debes . The ALPBench benchmark suite for complex multimedia applications . In Int'l Symp. on Workload Characterization (IISWC) , pages 34 -- 45 , Oct. 2005 . M.-L. Li, R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Debes. The ALPBench benchmark suite for complex multimedia applications. In Int'l Symp. on Workload Characterization (IISWC), pages 34--45, Oct. 2005."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854335"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400687"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370852"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_30_1","unstructured":"M. M. Martin. Token Coherence. PhD thesis University of Wisconsin-Madison Dec. 2003.  M. M. Martin. Token Coherence. PhD thesis University of Wisconsin-Madison Dec. 2003."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859642"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.17"},{"key":"e_1_3_2_1_35_1","first-page":"210","volume-title":"21th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Papadopoulou M.-M.","year":"2015","unstructured":"M.-M. Papadopoulou , X. Tong , A. Seznec , and A. Moshovos . Prediction-based superpage-friendly tlb designs . In 21th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 210 -- 222 , Feb. 2015 . M.-M. Papadopoulou, X. Tong, A. Seznec, and A. Moshovos. Prediction-based superpage-friendly tlb designs. In 21th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 210--222, Feb. 2015."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854331"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771778"},{"key":"e_1_3_2_1_38_1","first-page":"1","volume-title":"16th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Romanescu B. F.","year":"2010","unstructured":"B. F. Romanescu , A. R. Lebeck , D. J. Sorin , and A. Bracy . UNified instruction\/translation\/data (UNITD) coherence: One protocol to rule them all . In 16th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 1 -- 12 , Feb. 2010 . B. F. Romanescu, A. R. Lebeck, D. J. Sorin, and A. Bracy. UNified instruction\/translation\/data (UNITD) coherence: One protocol to rule them all. In 16th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 1--12, Feb. 2010."},{"key":"e_1_3_2_1_39_1","first-page":"1","volume-title":"22nd Int'l Parallel and Distributed Processing Symp. (IPDPS)","author":"Ros A.","year":"2008","unstructured":"A. Ros , M. E. Acacio , and J. M. Garc\u00eda . DiCo-CMP: Efficient cache coherency in tiled CMP architectures . In 22nd Int'l Parallel and Distributed Processing Symp. (IPDPS) , pages 1 -- 11 , Apr. 2008 . A. Ros, M. E. Acacio, and J. M. Garc\u00eda. DiCo-CMP: Efficient cache coherency in tiled CMP architectures. In 22nd Int'l Parallel and Distributed Processing Symp. (IPDPS), pages 1--11, Apr. 2008."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03644-6_2"},{"key":"e_1_3_2_1_41_1","first-page":"1","volume-title":"17th Int'l Conf. on High Performance Computing (HiPC)","author":"Ros A.","year":"2010","unstructured":"A. Ros , B. Cuesta , R. Fern\u00e1ndez-Pascual , M. E. G\u00f3mez , M. E. Acacio , A. Robles , J. M. Garc\u00eda , and J. Duato . EMC2: Extending magny-cours coherence for large-scale servers . In 17th Int'l Conf. on High Performance Computing (HiPC) , pages 1 -- 10 , Dec. 2010 . A. Ros, B. Cuesta, R. Fern\u00e1ndez-Pascual, M. E. G\u00f3mez, M. E. Acacio, A. Robles, J. M. Garc\u00eda, and J. Duato. EMC2: Extending magny-cours coherence for large-scale servers. In 17th Int'l Conf. on High Performance Computing (HiPC), pages 1--10, Dec. 2010."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.70"},{"key":"e_1_3_2_1_43_1","first-page":"186","volume-title":"21th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Ros A.","year":"2015","unstructured":"A. Ros , M. Davari , and S. Kaxiras . Hierarchical private\/shared classification: the key to simple and efficient coherence for clustered cache hierarchies . In 21th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 186 -- 197 , Feb. 2015 . A. Ros, M. Davari, and S. Kaxiras. Hierarchical private\/shared classification: the key to simple and efficient coherence for clustered cache hierarchies. In 21th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 186--197, Feb. 2015."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.43"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2528241"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370853"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.65"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"}],"event":{"name":"ICS '16: 2016 International Conference on Supercomputing","location":"Istanbul Turkey","acronym":"ICS '16","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 2016 International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926280","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2925426.2926280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:25Z","timestamp":1750273465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926280"}},"subtitle":["A Token-Based Page Classification Approach"],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":52,"alternative-id":["10.1145\/2925426.2926280","10.1145\/2925426"],"URL":"https:\/\/doi.org\/10.1145\/2925426.2926280","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]},"assertion":[{"value":"2016-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}