{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T04:40:14Z","timestamp":1773895214325,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1145\/2925426.2926289","type":"proceedings-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T13:04:07Z","timestamp":1465563847000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["Variation Among Processors Under Turbo Boost in HPC Systems"],"prefix":"10.1145","author":[{"given":"Bilge","family":"Acun","sequence":"first","affiliation":[{"name":"Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL"}]},{"given":"Phil","family":"Miller","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL"}]},{"given":"Laxmikant V.","family":"Kale","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL"}]}],"member":"320","published-online":{"date-parts":[[2016,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Cab supercomputer at LLNL. https:\/\/computing.llnl.gov\/tutorials\/bgq\/https:\/\/computing.llnl.gov\/?set=resources&page=OCF_resources#cab.  Cab supercomputer at LLNL. https:\/\/computing.llnl.gov\/tutorials\/bgq\/https:\/\/computing.llnl.gov\/?set=resources&page=OCF_resources#cab."},{"key":"e_1_3_2_1_2_1","unstructured":"Edison Supercomputer at NERSC. https:\/\/www.nersc.gov\/users\/computational-systems\/edison\/.  Edison Supercomputer at NERSC. https:\/\/www.nersc.gov\/users\/computational-systems\/edison\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel Turbo Boost Technology 2.0. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/turbo-boost\/turbo-boost-technology.html.  Intel Turbo Boost Technology 2.0. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/turbo-boost\/turbo-boost-technology.html."},{"key":"e_1_3_2_1_4_1","unstructured":"Intel Xeon Processor E5 v2 Product Family Specification Update. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/specification-updates\/xeon-e5-v2-spec-update.pdf.  Intel Xeon Processor E5 v2 Product Family Specification Update. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/specification-updates\/xeon-e5-v2-spec-update.pdf."},{"key":"e_1_3_2_1_5_1","unstructured":"Lenovo showcases high-performance computing innovations at supercomputing 2014. http:\/\/news.lenovo.com\/article display.cfm?article_id=1865.  Lenovo showcases high-performance computing innovations at supercomputing 2014. http:\/\/news.lenovo.com\/article display.cfm?article_id=1865."},{"key":"e_1_3_2_1_6_1","unstructured":"PAPI 5.4.1.0 Cycle Ratio. https:\/\/icl.cs.utk.edu\/papi\/docs\/da\/dab\/cycle__ratio_8c_source.html.  PAPI 5.4.1.0 Cycle Ratio. https:\/\/icl.cs.utk.edu\/papi\/docs\/da\/dab\/cycle__ratio_8c_source.html."},{"key":"e_1_3_2_1_7_1","unstructured":"Stampede supercomputer at TACC. https:\/\/www.tacc.utexas.edu\/stampede\/.  Stampede supercomputer at TACC. https:\/\/www.tacc.utexas.edu\/stampede\/."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/E2SC.2014.7"},{"key":"e_1_3_2_1_9_1","volume-title":"IBM","author":"Balakrishnan Ganesh","year":"2009","unstructured":"Ganesh Balakrishnan . Understanding Intel Xeon 5500 Turbo Boost Technology. How to Use Turbo Boost Technology to Your Advantage , IBM , 2009 . Ganesh Balakrishnan. Understanding Intel Xeon 5500 Turbo Boost Technology. How to Use Turbo Boost Technology to Your Advantage, IBM, 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400303"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306782"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283826"},{"issue":"1","key":"e_1_3_2_1_13_1","first-page":"184","article-title":"Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. Solid-State Circuits","volume":"46","author":"Dighe Saurabh","year":"2011","unstructured":"Saurabh Dighe , Sriram R Vangal , Paolo Aseron , Shasi Kumar , Tiju Jacob , Keith A Bowman , Jason Howard , James Tschanz , Vasantha Erraguntla , Nitin Borkar , Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. Solid-State Circuits , IEEE Journal of , 46 ( 1 ): 184 -- 193 , Jan 2011 . Saurabh Dighe, Sriram R Vangal, Paolo Aseron, Shasi Kumar, Tiju Jacob, Keith A Bowman, Jason Howard, James Tschanz, Vasantha Erraguntla, Nitin Borkar, et al. Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. Solid-State Circuits, IEEE Journal of, 46(1):184--193, Jan 2011.","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.57"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742351"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807638"},{"key":"e_1_3_2_1_17_1","volume-title":"Intel-64 and IA-32 Architectures Software Developer's Manual","unstructured":"Intel. Intel-64 and IA-32 Architectures Software Developer's Manual , Volume 3A and 3B: System Programming Guide, 2011 . Intel. Intel-64 and IA-32 Architectures Software Developer's Manual, Volume 3A and 3B: System Programming Guide, 2011."},{"key":"e_1_3_2_1_18_1","volume-title":"Osman Sarood. Power-aware and Temperature Restrain Modeling for Maximizing Performance and Reliability. In DoE Workshop on Modeling and Simulation of Exascale Systems and Applications (MODSIM)","author":"Kale Laxmikant","year":"2014","unstructured":"Laxmikant Kale , Akhil Langer , and Osman Sarood. Power-aware and Temperature Restrain Modeling for Maximizing Performance and Reliability. In DoE Workshop on Modeling and Simulation of Exascale Systems and Applications (MODSIM) , Seattle, Washington , August 2014 . Laxmikant Kale, Akhil Langer, and Osman Sarood. Power-aware and Temperature Restrain Modeling for Maximizing Performance and Reliability. In DoE Workshop on Modeling and Simulation of Exascale Systems and Applications (MODSIM), Seattle, Washington, August 2014."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.39"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2712386.2712396"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2013.6702627"},{"key":"e_1_3_2_1_23_1","unstructured":"National Center for Supercomputing Applications. Blue Waters project. http:\/\/www.ncsa.illinois.edu\/BlueWaters\/.  National Center for Supercomputing Applications. Blue Waters project. http:\/\/www.ncsa.illinois.edu\/BlueWaters\/."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050204"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.20289"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.116"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.71"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503228"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2009.5403821"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.37"}],"event":{"name":"ICS '16: 2016 International Conference on Supercomputing","location":"Istanbul Turkey","acronym":"ICS '16","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 2016 International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926289","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2925426.2926289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:25Z","timestamp":1750273465000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2925426.2926289"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":32,"alternative-id":["10.1145\/2925426.2926289","10.1145\/2925426"],"URL":"https:\/\/doi.org\/10.1145\/2925426.2926289","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]},"assertion":[{"value":"2016-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}