{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:58Z","timestamp":1772164018611,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,14]],"date-time":"2016-06-14T00:00:00Z","timestamp":1465862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,14]]},"DOI":"10.1145\/2926697.2926709","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T15:23:42Z","timestamp":1464881022000},"page":"78-88","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A bounded memory allocator for software-defined global address spaces"],"prefix":"10.1145","author":[{"given":"Fran\u00e7ois","family":"Gindraud","sequence":"first","affiliation":[{"name":"Joseph Fourier University, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrice","family":"Rastello","sequence":"additional","affiliation":[{"name":"Inria, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Albert","family":"Cohen","sequence":"additional","affiliation":[{"name":"Inria, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fran\u00e7ois","family":"Broquedis","sequence":"additional","affiliation":[{"name":"Grenoble INP, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Cppmem. http:\/\/svr-pes20-cppmem.cl.cam.ac.uk\/cppmem\/.  Cppmem. http:\/\/svr-pes20-cppmem.cl.cam.ac.uk\/cppmem\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Tcmalloc. http:\/\/gperftools.googlecode.com\/svn\/trunk\/ doc\/tcmalloc.html.  Tcmalloc. http:\/\/gperftools.googlecode.com\/svn\/trunk\/ doc\/tcmalloc.html."},{"key":"e_1_3_2_1_3_1","unstructured":"Tilera. http:\/\/www.tilera.com.  Tilera. http:\/\/www.tilera.com."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2814270.2814294"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.485843"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1925844.1926394"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357000"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/381694.378821"},{"key":"e_1_3_2_1_9_1","volume-title":"Gasnet specification, v1. 1","author":"Bonachea D.","year":"2002","unstructured":"D. Bonachea . Gasnet specification, v1. 1 . 2002 . D. Bonachea. Gasnet specification, v1. 1. 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/521797"},{"key":"e_1_3_2_1_11_1","volume-title":"Introduction to UPC and language specification","author":"Carlson W. W.","year":"1999","unstructured":"W. W. Carlson , J. M. Draper , D. E. Culler , K. Yelick , E. Brooks , and K. Warren . Introduction to UPC and language specification . Center for Computing Sciences , Institute for Defense Analyses, 1999 . W. W. Carlson, J. M. Draper, D. E. Culler, K. Yelick, E. Brooks, and K. Warren. Introduction to UPC and language specification. Center for Computing Sciences, Institute for Defense Analyses, 1999."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1103845.1094852"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2013.05.333"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2641764"},{"key":"e_1_3_2_1_15_1","first-page":"384","volume-title":"NSDI","author":"Fan B.","year":"2013","unstructured":"B. Fan , D. G. Andersen , and M. Kaminsky . Memc3: Compact and concurrent memcache with dumber caching and smarter hashing . In NSDI , pages 371\u2013 384 , 2013 . B. Fan, D. G. Andersen, and M. Kaminsky. Memc3: Compact and concurrent memcache with dumber caching and smarter hashing. In NSDI, pages 371\u2013384, 2013."},{"key":"e_1_3_2_1_16_1","volume-title":"USA","author":"Forum M. P.","year":"1994","unstructured":"M. P. Forum . Mpi : A message-passing interface standard. Technical report, Knoxville, TN , USA , 1994 . M. P. Forum. Mpi: A message-passing interface standard. Technical report, Knoxville, TN, USA, 1994."},{"key":"e_1_3_2_1_17_1","volume-title":"Springer","author":"Gerofi B.","year":"2014","unstructured":"B. Gerofi , M. Takagi , and Y. Ishikawa . Exploiting hidden nonuniformity of uniform memory access on manycore cpus. In Euro-Par 2014: Parallel Processing Workshops, pages 242\u2013253 . Springer , 2014 . B. Gerofi, M. Takagi, and Y. Ishikawa. Exploiting hidden nonuniformity of uniform memory access on manycore cpus. In Euro-Par 2014: Parallel Processing Workshops, pages 242\u2013253. Springer, 2014."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/384265.291065"},{"key":"e_1_3_2_1_19_1","first-page":"15","volume-title":"Proceedings of the Asia-Pacific Workshop on Systems","author":"Liu R.","unstructured":"R. Liu and H. Chen . Ssmalloc: A low-latency, locality-conscious memory allocator with stable performance scalability . In Proceedings of the Asia-Pacific Workshop on Systems , page 15 . ACM, 2012. R. Liu and H. Chen. Ssmalloc: A low-latency, locality-conscious memory allocator with stable performance scalability. In Proceedings of the Asia-Pacific Workshop on Systems, page 15. ACM, 2012."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2426642.2259001"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/243179.243182"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/289918.289920"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009106195"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400712"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133956.1133968"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.57"},{"key":"e_1_3_2_1_28_1","volume-title":"The raw processor specification. Technical report","author":"Taylor M. B.","year":"1999","unstructured":"M. B. Taylor . The raw processor specification. Technical report , 1999 . M. B. Taylor. The raw processor specification. Technical report, 1999."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628084"}],"event":{"name":"ISMM '16: International Symposium on Memory Management","location":"Santa Barbara CA USA","acronym":"ISMM '16","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 2016 ACM SIGPLAN International Symposium on Memory Management"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2926697.2926709","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2926697.2926709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:56:20Z","timestamp":1750208180000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2926697.2926709"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,14]]},"references-count":29,"alternative-id":["10.1145\/2926697.2926709","10.1145\/2926697"],"URL":"https:\/\/doi.org\/10.1145\/2926697.2926709","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/3241624.2926709","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2016,6,14]]},"assertion":[{"value":"2016-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}