{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:44Z","timestamp":1750306364013,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,8,8]],"date-time":"2016-08-08T00:00:00Z","timestamp":1470614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,8,8]]},"DOI":"10.1145\/2934583.2934587","type":"proceedings-article","created":{"date-parts":[[2016,7,29]],"date-time":"2016-07-29T14:51:46Z","timestamp":1469803906000},"page":"362-367","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques"],"prefix":"10.1145","author":[{"given":"Ivan","family":"Ratkovi\u0107","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center and Polytechnic University of Catalonia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Polytechnic University of Catalonia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milan","family":"Stani\u0107","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Polytechnic University of Catalonia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Polytechnic University of Catalonia and Centro Superior de Investigaciones Cientificas (IIIA-CSIC)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Polytechnic University of Catalonia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,8,8]]},"reference":[{"volume-title":"https:\/\/github.com\/ucb-bar\/berkeley-hardfloat\/","year":"2015","key":"e_1_3_2_1_1_1","unstructured":"Berkeley hardware floating-point units. https:\/\/github.com\/ucb-bar\/berkeley-hardfloat\/ , 2015 . Berkeley hardware floating-point units. https:\/\/github.com\/ucb-bar\/berkeley-hardfloat\/, 2015."},{"key":"e_1_3_2_1_2_1","volume-title":"http:\/\/arm.com\/","author":"ARM","year":"2015","unstructured":"Reference Manual for ARM Architecture - ARMv7-A. http:\/\/arm.com\/ , 2015 . Reference Manual for ARM Architecture - ARMv7-A. http:\/\/arm.com\/, 2015."},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"FPL","author":"Arcas O.","year":"2014","unstructured":"O. Arcas An empirical evaluation of high-level synthesis languages and tools for database acceleration . In FPL , pages 1 -- 8 , 2014 . O. Arcas et al. An empirical evaluation of high-level synthesis languages and tools for database acceleration. In FPL, pages 1--8, 2014."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"e_1_3_2_1_7_1","volume-title":"MKP","author":"Ercegovac M.","year":"2003","unstructured":"M. Ercegovac and T. Lang . Digital Arithmetic . MKP , 2003 . M. Ercegovac and T. Lang. Digital Arithmetic. MKP, 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277935"},{"key":"e_1_3_2_1_9_1","first-page":"281","volume-title":"ISCA","author":"Espasa R.","year":"2002","unstructured":"R. Espasa : a vector extension to the Alpha architecture . In ISCA , pages 281 -- 292 , 2002 . R. Espasa et al. Tarantula: a vector extension to the Alpha architecture. In ISCA, pages 281--292, 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.27"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/946246.946528"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"e_1_3_2_1_13_1","first-page":"113","volume-title":"HPCA","author":"Li H.","unstructured":"H. Li Deterministic clock gating for microprocessor power reduction . HPCA , pages 113 --, 2003. H. Li et al. Deterministic clock gating for microprocessor power reduction. HPCA, pages 113--, 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792354.1792388"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313819"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2009.17"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523602"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.23"},{"key":"e_1_3_2_1_19_1","volume-title":"Advances in Computers","author":"Ratkovi\u0107 I.","year":"2015","unstructured":"I. Ratkovi\u0107 An overview of architecture-level power-and energy-efficient design techniques . Advances in Computers , 2015 . I. Ratkovi\u0107 et al. An overview of architecture-level power-and energy-efficient design techniques. Advances in Computers, 2015."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597919"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.760381"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2519386"}],"event":{"name":"ISLPED '16: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco Airport CA USA","acronym":"ISLPED '16"},"container-title":["Proceedings of the 2016 International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934583.2934587","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2934583.2934587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:19Z","timestamp":1750222579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934583.2934587"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8,8]]},"references-count":21,"alternative-id":["10.1145\/2934583.2934587","10.1145\/2934583"],"URL":"https:\/\/doi.org\/10.1145\/2934583.2934587","relation":{},"subject":[],"published":{"date-parts":[[2016,8,8]]},"assertion":[{"value":"2016-08-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}