{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:44Z","timestamp":1750306364642,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,8,8]],"date-time":"2016-08-08T00:00:00Z","timestamp":1470614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,8,8]]},"DOI":"10.1145\/2934583.2934628","type":"proceedings-article","created":{"date-parts":[[2016,7,29]],"date-time":"2016-07-29T14:51:46Z","timestamp":1469803906000},"page":"338-343","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Design and implementation of nonvolatile power-gating SRAM using SOTB technology"],"prefix":"10.1145","author":[{"given":"Yusuke","family":"Shuto","sequence":"first","affiliation":[{"name":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuu'ichirou","family":"Yamamoto","sequence":"additional","affiliation":[{"name":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Sugahara","sequence":"additional","affiliation":[{"name":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Japan, Nagatsuta, Midori-ku, Yokohama, Kanagawa"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,8,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.043001"},{"volume-title":"Nanomagnetic and Spintronic Devices for Energy-Efficient Memory and Computing","year":"2015","author":"Sugahara S.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","first-page":"7","article-title":"Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology. In 18th Design, Automation and Test in Europe (DATE15) (Grenoble","volume":"9","author":"Shuto Y.","year":"2015","journal-title":"France, March"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.1807"},{"volume-title":"USA","year":"2015","author":"Sodani A.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/SNW.2012.6243330"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.040212"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2014.7032877"},{"volume-title":"Hierarchical Nonvolatile Memory with Perpendicular Magnetic Tunnel Junctions for Normally-Off Computing. In 2010 International Conference on Solid State Devices and Materials (SSDM 2010)","year":"2010","author":"Abe K.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","first-page":"10","article-title":"2009. High Speed","volume":"45","author":"Zhao W.","year":"2009","journal-title":"IEEE Trans. Magn."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2011.F-1-2"},{"key":"e_1_3_2_1_15_1","unstructured":"VLSI Design and Education Center (VDEC) the University of Tokyo http:\/\/www.vdec.u-tokyo.ac.jp.  VLSI Design and Education Center (VDEC) the University of Tokyo http:\/\/www.vdec.u-tokyo.ac.jp."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419245"},{"volume-title":"1998 IEEE International Solid-State Circuits Conference.","year":"1998","author":"Kawaguchi H.","key":"e_1_3_2_1_17_1"}],"event":{"name":"ISLPED '16: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco Airport CA USA","acronym":"ISLPED '16"},"container-title":["Proceedings of the 2016 International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934583.2934628","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2934583.2934628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:19Z","timestamp":1750222579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934583.2934628"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8,8]]},"references-count":17,"alternative-id":["10.1145\/2934583.2934628","10.1145\/2934583"],"URL":"https:\/\/doi.org\/10.1145\/2934583.2934628","relation":{},"subject":[],"published":{"date-parts":[[2016,8,8]]},"assertion":[{"value":"2016-08-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}