{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:44Z","timestamp":1750306364672,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,8,8]],"date-time":"2016-08-08T00:00:00Z","timestamp":1470614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,8,8]]},"DOI":"10.1145\/2934583.2934634","type":"proceedings-article","created":{"date-parts":[[2016,7,29]],"date-time":"2016-07-29T14:51:46Z","timestamp":1469803906000},"page":"266-271","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["STOCK"],"prefix":"10.1145","author":[{"given":"Neel","family":"Gala","sequence":"first","affiliation":[{"name":"Computer Science and Engineering Department, IIT-Madras"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swagath","family":"Venkataramani","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Kamakotit","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering Department, IIT-Madras"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,8,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"e_1_3_2_1_2_1","volume-title":"laptops, kilowatts, and \"cost, cost, cost\"...: Making peace between a black art and the bottom line.\" in ITC","author":"Horn J. V.","year":"2005","unstructured":"J. V. Horn , \"Towards achieving relentless reliability gains in a server marketplace of teraflops , laptops, kilowatts, and \"cost, cost, cost\"...: Making peace between a black art and the bottom line.\" in ITC , 2005 . J. V. Horn, \"Towards achieving relentless reliability gains in a server marketplace of teraflops, laptops, kilowatts, and \"cost, cost, cost\"...: Making peace between a black art and the bottom line.\" in ITC, 2005."},{"volume-title":"System Drivers","year":"2013","key":"e_1_3_2_1_3_1","unstructured":"\"The International Technology Roadmap for Semiconductors (ITRS) , System Drivers , 2013 , http:\/\/www.itrs.net\/.\" \"The International Technology Roadmap for Semiconductors (ITRS), System Drivers, 2013, http:\/\/www.itrs.net\/.\""},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485689"},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. ICCAD","author":"Ebrahimi M.","year":"2013","unstructured":"M. Ebrahimi in Proc. ICCAD , 2013 . M. Ebrahimi et al., \"Aging-aware logic synthesis,\" in Proc. ICCAD, 2013."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.65"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465505"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391636"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2616700"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"},{"key":"e_1_3_2_1_13_1","volume-title":"IEEE ICICDT","author":"Bowman K. A.","year":"2008","unstructured":"K. A. Bowman and metastability-immune timing-error detection and recovery circuits for dynamic variation tolerance,\" in Proc . IEEE ICICDT , 2008 . K. A. Bowman et al., \"Energy-efficient and metastability-immune timing-error detection and recovery circuits for dynamic variation tolerance,\" in Proc. IEEE ICICDT, 2008."},{"key":"e_1_3_2_1_14_1","volume-title":"A critical operation point hypothesis","author":"Patel J.","year":"2008","unstructured":"J. Patel , \" CMOS process variations : A critical operation point hypothesis ,\" 2008 . J. Patel, \"CMOS process variations: A critical operation point hypothesis,\" 2008."},{"key":"e_1_3_2_1_15_1","volume-title":"Characterizing the voltage scaling limitations of Razor-based designs,\" Workshop on Energy Effective Design","author":"Sartori J.","year":"2009","unstructured":"J. Sartori , \" Characterizing the voltage scaling limitations of Razor-based designs,\" Workshop on Energy Effective Design , 2009 . J. Sartori et al., \"Characterizing the voltage scaling limitations of Razor-based designs,\" Workshop on Energy Effective Design, 2009."},{"key":"e_1_3_2_1_16_1","volume-title":"Error-resilient low-power DSP via path-delay shaping","author":"Whatmough P.","year":"2011","unstructured":"P. Whatmough , \" Error-resilient low-power DSP via path-delay shaping ,\" 2011 . P. Whatmough et al., \"Error-resilient low-power DSP via path-delay shaping,\" 2011."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313834"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627645"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/18.335883"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"e_1_3_2_1_21_1","volume-title":"MICRO-26","author":"Ernst D.","year":"2003","unstructured":"D. Ernst : A low-power pipeline based on circuit-level timing speculation,\" in Proc . MICRO-26 , 2003 . D. Ernst et al., \"Razor: A low-power pipeline based on circuit-level timing speculation,\" in Proc. MICRO-26, 2003."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.324541"},{"key":"e_1_3_2_1_23_1","author":"Chen C.-H.","year":"2014","unstructured":"C.-H. Chen Trans. on VLSI , 2014 . C.-H. Chen et al., \"Design and evaluation of confidence-driven error-resilient systems,\" in IEEE Trans. on VLSI, 2014.","journal-title":"Trans. on VLSI"},{"key":"e_1_3_2_1_24_1","volume-title":"DATE","author":"Leem L.","year":"2010","unstructured":"L. Leem : Error resilient system architecture for probabilistic applications,\" in Proc . DATE , 2010 . L. Leem et al., \"ERSA: Error resilient system architecture for probabilistic applications,\" in Proc. DATE, 2010."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSSS.2012.397"}],"event":{"name":"ISLPED '16: International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco Airport CA USA","acronym":"ISLPED '16"},"container-title":["Proceedings of the 2016 International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934583.2934634","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2934583.2934634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:19Z","timestamp":1750222579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934583.2934634"}},"subtitle":["Stochastic Checkers for Low-overhead Approximate Error Detection"],"short-title":[],"issued":{"date-parts":[[2016,8,8]]},"references-count":25,"alternative-id":["10.1145\/2934583.2934634","10.1145\/2934583"],"URL":"https:\/\/doi.org\/10.1145\/2934583.2934634","relation":{},"subject":[],"published":{"date-parts":[[2016,8,8]]},"assertion":[{"value":"2016-08-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}