{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T03:02:22Z","timestamp":1768446142846,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,8,8]],"date-time":"2016-08-08T00:00:00Z","timestamp":1470614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,8,8]]},"DOI":"10.1145\/2934583.2934643","type":"proceedings-article","created":{"date-parts":[[2016,7,29]],"date-time":"2016-07-29T14:51:46Z","timestamp":1469803906000},"page":"320-325","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs"],"prefix":"10.1145","author":[{"given":"Sandeep Kumar","family":"Samal","sequence":"first","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepak","family":"Nayak","sequence":"additional","affiliation":[{"name":"Technology Research, GLOBALFOUNDRIES, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Motoi","family":"lchihashi","sequence":"additional","affiliation":[{"name":"Technology Research, GLOBALFOUNDRIES, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivasa","family":"Banna","sequence":"additional","affiliation":[{"name":"Technology Research, GLOBALFOUNDRIES, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,8,8]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"373","volume-title":"May","author":"Batude P.","year":"2014","unstructured":"P. Batude , , \" 3D Sequential Integration Opportunities and Technology Optimization,\" in IITC\/AMC , May 2014 , pp. 373 -- 376 . P. Batude, et al., \"3D Sequential Integration Opportunities and Technology Optimization,\" in IITC\/AMC, May 2014, pp. 373--376."},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"April 2013","author":"Batude P.","unstructured":"P. Batude , Low temperature FDSOI devices , a key enabling technology for 3D sequential integration,\" in VLSI-TSA , April 2013 , pp. 1 -- 4 . P. Batude, et al., \"Low temperature FDSOI devices, a key enabling technology for 3D sequential integration,\" in VLSI-TSA, April 2013, pp. 1--4."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891300"},{"key":"e_1_3_2_1_4_1","first-page":"1192","volume-title":"March","author":"Billoint O.","year":"2015","unstructured":"O. Billoint , , \" A Comprehensive Study of Monolithic 3D Cell on Cell Design Using Commercial 2D Tool,\" in DATE , March 2015 , pp. 1192 -- 1196 . O. Billoint, et al., \"A Comprehensive Study of Monolithic 3D Cell on Cell Design Using Commercial 2D Tool,\" in DATE, March 2015, pp. 1192--1196."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747954"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593188"},{"key":"e_1_3_2_1_8_1","first-page":"175","author":"Fiduccia C. M.","year":"1982","unstructured":"C. M. Fiduccia and R. M. Mattheyses , \"A Linear-Time Heuristic for Improving Network Partitions,\" in DAC , June 1982 , pp. 175 -- 181 . C. M. Fiduccia and R. M. Mattheyses, \"A Linear-Time Heuristic for Improving Network Partitions,\" in DAC, June 1982, pp. 175--181.","journal-title":"\"A Linear-Time Heuristic for Improving Network Partitions,\" in DAC"},{"key":"e_1_3_2_1_9_1","first-page":"201","volume-title":"July 2015","author":"Chang K.","unstructured":"K. Chang , benefit study of monolithic 3D IC at the 7nm technology node,\" in ISLPED , July 2015 , pp. 201 -- 206 . K. Chang, et al., \"Power benefit study of monolithic 3D IC at the 7nm technology node,\" in ISLPED, July 2015, pp. 201--206."}],"event":{"name":"ISLPED '16: International Symposium on Low Power Electronics and Design","location":"San Francisco Airport CA USA","acronym":"ISLPED '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2016 International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934583.2934643","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2934583.2934643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:56:20Z","timestamp":1750222580000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934583.2934643"}},"subtitle":["Design Studies and CAD Solutions"],"short-title":[],"issued":{"date-parts":[[2016,8,8]]},"references-count":9,"alternative-id":["10.1145\/2934583.2934643","10.1145\/2934583"],"URL":"https:\/\/doi.org\/10.1145\/2934583.2934643","relation":{},"subject":[],"published":{"date-parts":[[2016,8,8]]},"assertion":[{"value":"2016-08-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}