{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:34:30Z","timestamp":1763458470299,"version":"3.45.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2017,11,19]],"date-time":"2017-11-19T00:00:00Z","timestamp":1511049600000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Center for Spintronics: Materials, Interfaces and Architecture"},{"name":"DARPA and MARCO"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2017,4,30]]},"abstract":"<jats:p>Spin-Transfer Torque MRAMs are attractive due to their non-volatility, high density, and zero leakage. However, STT-MRAMs suffer from poor reliability due to shared read and write paths. Additionally, conflicting requirements for data retention and writeability (both related to the energy barrier height of the storage device) makes design more challenging. Furthermore, the energy barrier height depends on the geometry of the storage. Any variations in the geometry of the storage device lead to variations in the energy barrier height. In order to address the poor reliability of STT-MRAMs, usage of Error Correcting Codes (ECC) has been proposed. Unlike traditional CMOS memory technologies, ECC is expected to correct both soft and hard errors in STT-MRAMs. To achieve acceptable yield with low write power, stronger ECC is required, resulting in increased number of encoded bits and degraded memory capacity. In this article, we propose Failure-aware ECC (FaECC), which masks permanent faults while maintaining the same correction capability for soft errors without increased number of encoded bits. Furthermore, we investigate the impact of process variations on run-time reliability of STT-MRAMs. In order to analyze the effectiveness of our methodology, we developed a cross-layer simulation framework that consists of device, circuit and array level analysis of STT-MRAM memory arrays. Our results show that using FaECC relaxes the requirements on the energy barrier height, which reduces the write energy and results in smaller access transistor size and memory array area.<\/jats:p>","DOI":"10.1145\/2934685","type":"journal-article","created":{"date-parts":[[2016,11,21]],"date-time":"2016-11-21T09:01:46Z","timestamp":1479718906000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC"],"prefix":"10.1145","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6150-5094","authenticated-orcid":false,"given":"Zoha","family":"Pajouhi","sequence":"first","affiliation":[{"name":"Purdue University"}]},{"given":"Xuanyao","family":"Fong","sequence":"additional","affiliation":[{"name":"Purdue University"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Purdue University"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Purdue University"}]}],"member":"320","published-online":{"date-parts":[[2016,11,19]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2041330"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2006.878817"},{"volume-title":"Electron Device Meeting (IEDM).","author":"Augustine C.","key":"e_1_2_1_3_1","unstructured":"C. Augustine, A. Raychowdhury, D. Somasekhar, J. Tschanz, and K. Roy. 2010. Numerical analysis of typical STT_MTJ stacks for 1T-1R memory arrays. In Electron Device Meeting (IEDM)."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.54.9353"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674655"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/0003-4916(84)90092-7"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2616830"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5440-1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/59854"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2493064"},{"issue":"4","key":"e_1_2_1_13_1","first-page":"030","article-title":"Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes","author":"Howell T. H.","year":"1977","unstructured":"T. H. Howell, et al. 1977. Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes. U.S. Patent No. 4,030,067. 14 Jun. 1977.","journal-title":"U.S. Patent"},{"volume-title":"Design Compiler, version F-2011.09","author":"CE.","key":"e_1_2_1_14_1","unstructured":"HSPICE. 2013. 12, Synopsys Inc., Mountain View, CA. Design Compiler, version F-2011.09, Synopsys Inc., Mountain View, CA."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.036"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.84.3149"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"e_1_2_1_19_1","unstructured":"K. Kwon X. Fong P. Wijesinghe P. Panda and K. Roy. 2015. High density and robust STT-MRAM array through device\/circuit\/architecture interactions. IEEE Trans. Nanotechnology PP 99 early access (http:\/\/ieeexplore.ieee.org\/xpl\/abstractAuthors.jsp?arnumber&equals;71590828filter%3DAND(p_IS_Number%3A4359107)) accessed on 31\/7\/2015."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2005.1463937"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391540"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"e_1_2_1_23_1","unstructured":"A. M. Michelson and A. H. Levesque. 1985. Error-control techniques for digital communication. Wiley-Interscience 483 1 (1985)."},{"key":"e_1_2_1_24_1","unstructured":"N. Muralimanohar R. Balasubramonian and N. P. Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP Laboratories."},{"key":"e_1_2_1_25_1","unstructured":"H. Naeimi C. Augustine A. Raychowdhury S. L. Lu and J. Tschanz. 2013. STTRAM scaling and retention failure. Intel Technology Journal (May 2013) 17 1 54--75."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the IEEE Int. Solid-State Circuits.","author":"Nebashi R.","year":"2009","unstructured":"R. Nebashi, N. Sakimura, et al. 2009. A 90 nm 12ns 32 Mb 2T1MTJ MRAM. In Proceedings of the IEEE Int. Solid-State Circuits. 2009."},{"key":"e_1_2_1_27_1","unstructured":"OPEN CORES. 2015. http:\/\/opencores.org\/project hamming_gen accessed 2\/2\/2015."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","unstructured":"Z. Pajouhi X. Fong and K. Roy. 2015. Device\/circuit\/architecture co-design of reliable STT-MRAM. In Design Automation and Test in Europe 2015.","DOI":"10.5555\/2755753.2757145"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","unstructured":"D. P. Siewiorek and R. S. Swarz. 1998. Reliable computer systems design and evaluation. A K Peters Ltd.","DOI":"10.5555\/289357"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-8853(96)00062-5"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1116164.1116460"},{"key":"e_1_2_1_34_1","unstructured":"SYNOPSYS. 2014. http:\/\/www.synopsys.com\/COMMUNITY\/UNIVERSITYPROGRAM\/Pages\/32-28nm-generic-library.aspx."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675394"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523737"},{"key":"e_1_2_1_37_1","article-title":"Quantum transport and stochastic magnetization dynamics simulation on intrinsic spin torque switching asymmetry","author":"Wang X.","year":"2008","unstructured":"X. Wang, W. Zhu, and D. Dimitrov. 2008. Quantum transport and stochastic magnetization dynamics simulation on intrinsic spin torque switching asymmetry. Phys. Rev. B, 79 (May 2008), 104408-1--104408-5.","journal-title":"Phys. Rev. B, 79"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629936"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-211"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","unstructured":"S. Yuasa T. Nagahama A. Fukujima Y. Suzuki and K. Ando. 2004. Giant room-temperature magnetoresistance in single-crystal Fe\/MgO\/Fe magnetic tunnel junctions. Nature Matl 3 (Dec. 2004) 868--871. 10.1038\/nmat1257","DOI":"10.1038\/nmat1257"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934685","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2934685","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2934685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:25:01Z","timestamp":1763457901000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2934685"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,19]]},"references-count":43,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,4,30]]}},"alternative-id":["10.1145\/2934685"],"URL":"https:\/\/doi.org\/10.1145\/2934685","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2016,11,19]]},"assertion":[{"value":"2015-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-05-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-11-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}