{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:12:30Z","timestamp":1750306350239,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2016,11,23]],"date-time":"2016-11-23T00:00:00Z","timestamp":1479859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Spanish Ministry of Science and Innovation","doi-asserted-by":"crossref","award":["TIN2015-65316-P"],"award-info":[{"award-number":["TIN2015-65316-P"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100004543","name":"Chinese Scholarship Council","doi-asserted-by":"crossref","award":["2010608015"],"award-info":[{"award-number":["2010608015"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"crossref"}]},{"name":"HiPEAC Network of Excellence"},{"name":"Ministry of Economy and Competitiveness under Ramon y Cajal postdoctoral","award":["RYC-2013-14717"],"award-info":[{"award-number":["RYC-2013-14717"]}]},{"name":"IBM and BSC","award":["W1361154"],"award-info":[{"award-number":["W1361154"]}]},{"name":"European Research Council under the European Union's 7th FP ERC","award":["321253"],"award-info":[{"award-number":["321253"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2017,1,31]]},"abstract":"<jats:p>Accurate per-task energy estimation in multicore systems would allow performing per-task energy-aware task scheduling and energy-aware billing in data centers, among other applications. Per-task energy estimation is challenged by the interaction between tasks in shared resources, which impacts tasks\u2019 energy consumption in uncontrolled ways. Some accurate mechanisms have been devised recently to estimate per-task energy consumed on-chip in multicores, but there is a lack of such mechanisms for DRAM memories. This article makes the case for accurate per-task DRAM energy metering in multicores, which opens new paths to energy\/performance optimizations. In particular, the contributions of this article are (i) an ideal per-task energy metering model for DRAM memories; (ii) DReAM, an accurate yet low cost implementation of the ideal model (less than 5% accuracy error when 16 tasks share memory); and (iii) a comparison with standard methods (even distribution and access-count based) proving that DReAM is much more accurate than these other methods.<\/jats:p>","DOI":"10.1145\/2939370","type":"journal-article","created":{"date-parts":[[2016,11,23]],"date-time":"2016-11-23T16:52:51Z","timestamp":1479919971000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["DReAM"],"prefix":"10.1145","volume":"22","author":[{"given":"Qixiao","family":"Liu","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Universitat Politecnica de Catalunya (UPC)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moreto","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Universitat Politecnica de Catalunya (UPC)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center (BSC), Universitat Politecnica de Catalunya (UPC)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"BSC 8 UPC 8 Spanish National Research Council (IIIACSIC)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"BSC 8 UPC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,11,23]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Technical Report UPC-DAC-RR-CAP-2009-15. UPC.","author":"Acosta C.","year":"2009","unstructured":"C. Acosta , F. J. Cazorla , A. Ramirez , and M. Valero . 2009 . The MPsim Simulation Tool . Technical Report UPC-DAC-RR-CAP-2009-15. UPC. C. Acosta, F. J. Cazorla, A. Ramirez, and M. Valero. 2009. The MPsim Simulation Tool. Technical Report UPC-DAC-RR-CAP-2009-15. UPC."},{"volume-title":"Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 317--328","author":"Aggarwal N.","key":"e_1_2_1_2_1","unstructured":"N. Aggarwal , J. F. Cantin , M. H. Lipasti , and J. E. Smith . 2008. Power-efficient DRAM speculation . In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 317--328 . N. Aggarwal, J. F. Cantin, M. H. Lipasti, and J. E. Smith. 2008. Power-efficient DRAM speculation. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 317--328."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/566726.566736"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-385512-1.00003-7"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2011.03.007"},{"volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems 8 Software (ISPASS). IEEE, 158--168","author":"Lloyd Bircher W.","key":"e_1_2_1_7_1","unstructured":"W. Lloyd Bircher and Lizy K. John . 2007. Complete system power estimation: A trickle-down approach based on performance events . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems 8 Software (ISPASS). IEEE, 158--168 . W. Lloyd Bircher and Lizy K. John. 2007. Complete system power estimation: A trickle-down approach based on performance events. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems 8 Software (ISPASS). IEEE, 158--168."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"volume-title":"Proceedings of the USENIX Annual Technical Conference. USENIX Association, 21","author":"Carroll A.","key":"e_1_2_1_9_1","unstructured":"A. Carroll and G. Heiser . 2010. An analysis of power consumption in a smartphone . In Proceedings of the USENIX Annual Technical Conference. USENIX Association, 21 . A. Carroll and G. Heiser. 2010. An analysis of power consumption in a smartphone. In Proceedings of the USENIX Annual Technical Conference. USENIX Association, 21."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2011.28"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.48"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555756"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_2_1_18_1","unstructured":"Intel Corp. 2012a. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual. Retrieved from http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/architectures-software-developer-manuals.html.  Intel Corp. 2012a. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual. Retrieved from http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/architectures-software-developer-manuals.html."},{"key":"e_1_2_1_19_1","unstructured":"Intel Corp. 2012b. Intel Xeon Processor E5-2600 Product Family Uncore Performance Monitoring Guide. Retrieved from http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/design-guides\/xeon-e5-2600-uncore-guide.pdf.  Intel Corp. 2012b. Intel Xeon Processor E5-2600 Product Family Uncore Performance Monitoring Guide. Retrieved from http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/design-guides\/xeon-e5-2600-uncore-guide.pdf."},{"key":"e_1_2_1_20_1","volume-title":"Memory Characterization of Workloads Using Instrumentation-Driven Simulation - A Pin-based Memory Characterization of the SPEC CPU2000 and SPEC CPU2006 Benchmark Suites. Technical Report.","author":"Jaleel A.","year":"2007","unstructured":"A. Jaleel . 2007 . Memory Characterization of Workloads Using Instrumentation-Driven Simulation - A Pin-based Memory Characterization of the SPEC CPU2000 and SPEC CPU2006 Benchmark Suites. Technical Report. Retrieved from http:\/\/www.glue.umd.edu\/ajaleel\/workload\/. A. Jaleel. 2007. Memory Characterization of Workloads Using Instrumentation-Driven Simulation - A Pin-based Memory Characterization of the SPEC CPU2000 and SPEC CPU2006 Benchmark Suites. Technical Report. Retrieved from http:\/\/www.glue.umd.edu\/ajaleel\/workload\/."},{"key":"e_1_2_1_21_1","unstructured":"JEDEC Solid State Technology Association. 2012. JEDEC DDR3 SDRAM standard. Retrieved from https:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d.  JEDEC Solid State Technology Association. 2012. JEDEC DDR3 SDRAM standard. Retrieved from https:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.35"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuit and Systems (ISCAS). IEEE, 3358--3361","author":"Juang T. B.","key":"e_1_2_1_23_1","unstructured":"T. B. Juang , S. H. Chen , and S. M. Li . 2008. A novel VLSI iterative divider architecture for fast quotient generation . In Proceedings of the IEEE International Symposium on Circuit and Systems (ISCAS). IEEE, 3358--3361 . T. B. Juang, S. H. Chen, and S. M. Li. 2008. A novel VLSI iterative divider architecture for fast quotient generation. In Proceedings of the IEEE International Symposium on Circuit and Systems (ISCAS). IEEE, 3358--3361."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807136"},{"volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization (IISWC). IEEE, 56--65","author":"Kestor G.","key":"e_1_2_1_25_1","unstructured":"G. Kestor , R. Gioiosa , D. J. Kerbyson , and A. Hoisie . 2013. Quantifying the energy cost of data movement in scientific applications . In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC). IEEE, 56--65 . G. Kestor, R. Gioiosa, D. J. Kerbyson, and A. Hoisie. 2013. Quantifying the energy cost of data movement in scientific applications. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC). IEEE, 56--65."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555291"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.24"},{"volume-title":"Proceedings of the Euro-Par 2014 Parallel Processing. Springer, 111--123","author":"Liu Q.","key":"e_1_2_1_28_1","unstructured":"Q. Liu , M. Moreto , J. Abella , F. J. Cazorla , and M. Valero . 2014. DReAM: Per-task DRAM energy metering in multicore systems . In Proceedings of the Euro-Par 2014 Parallel Processing. Springer, 111--123 . Q. Liu, M. Moreto, J. Abella, F. J. Cazorla, and M. Valero. 2014. DReAM: Per-task DRAM energy metering in multicore systems. In Proceedings of the Euro-Par 2014 Parallel Processing. Springer, 111--123."},{"volume-title":"Proceedings of the 2011 USENIX Conference on USENIX Annual Technical Conference (USENIXATC\u201911)","author":"McCullough J. C.","key":"e_1_2_1_29_1","unstructured":"J. C. McCullough , Y. Agarwal , J. Chandrashekar , S. Kuppuswamy , A. C. Snoeren , and R. K. Gupta . 2011. Evaluating the effectiveness of model-based power characterization . In Proceedings of the 2011 USENIX Conference on USENIX Annual Technical Conference (USENIXATC\u201911) . USENIX Association, 12. J. C. McCullough, Y. Agarwal, J. Chandrashekar, S. Kuppuswamy, A. C. Snoeren, and R. K. Gupta. 2011. Evaluating the effectiveness of model-based power characterization. In Proceedings of the 2011 USENIX Conference on USENIX Annual Technical Conference (USENIXATC\u201911). USENIX Association, 12."},{"volume-title":"Proceedings of the 11th ECMWF Workshop on Use of High Performance Computing in Meteorology. 156--168","author":"Michalakes J.","key":"e_1_2_1_30_1","unstructured":"J. Michalakes , J. Dudhia , D. Gill , T. Henderson , J. Klemp , W. Skamarock , and W. Wang . 2004. The weather reseach and forecast model: Software architecture and performance . In Proceedings of the 11th ECMWF Workshop on Use of High Performance Computing in Meteorology. 156--168 . J. Michalakes, J. Dudhia, D. Gill, T. Henderson, J. Klemp, W. Skamarock, and W. Wang. 2004. The weather reseach and forecast model: Software architecture and performance. In Proceedings of the 11th ECMWF Workshop on Use of High Performance Computing in Meteorology. 156--168."},{"key":"e_1_2_1_32_1","volume-title":"Technical Report HPL-2009-85. HP.","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar , R. Balasubramonian , and N. P. Jouppi . 2009 . CACTI 6.0: A Tool to Understand Large Caches . Technical Report HPL-2009-85. HP. N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. 2009. CACTI 6.0: A Tool to Understand Large Caches. Technical Report HPL-2009-85. HP."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.43"},{"key":"e_1_2_1_34_1","unstructured":"Nokia. 2012. Energy Profiler. Retrieved from http:\/\/www.developer.nokia.com\/Resources\/Tools_and_downloads\/Other\/Nokia_Energy_Profiler\/Quick_start.xhtml.  Nokia. 2012. Energy Profiler. Retrieved from http:\/\/www.developer.nokia.com\/Resources\/Tools_and_downloads\/Other\/Nokia_Energy_Profiler\/Quick_start.xhtml."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1966445.1966460"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250713"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.18614"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451124"},{"volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE Computer Society, 3--14","author":"Sherwood T.","key":"e_1_2_1_40_1","unstructured":"T. Sherwood , E. Perelman , and B. Calder . 2001. Basic block distribution analysis to find periodic behavior and simulation points in applications . In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE Computer Society, 3--14 . T. Sherwood, E. Perelman, and B. Calder. 2001. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE Computer Society, 3--14."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.286011"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_2_1_43_1","unstructured":"N. H. E. Weste and K. Eshraghian. 1988. Principles of CMOS VLSI Design. A Systems Perspective. Addison-Wesley.   N. H. E. Weste and K. Eshraghian. 1988. Principles of CMOS VLSI Design. A Systems Perspective. Addison-Wesley."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2939370","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2939370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:55:56Z","timestamp":1750222556000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2939370"}},"subtitle":["An Approach to Estimate per-Task DRAM Energy in Multicore Systems"],"short-title":[],"issued":{"date-parts":[[2016,11,23]]},"references-count":42,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,1,31]]}},"alternative-id":["10.1145\/2939370"],"URL":"https:\/\/doi.org\/10.1145\/2939370","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2016,11,23]]},"assertion":[{"value":"2016-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-11-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}