{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:29:20Z","timestamp":1756463360798,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,4]],"date-time":"2016-06-04T00:00:00Z","timestamp":1464998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,4]]},"DOI":"10.1145\/2947357.2947363","type":"proceedings-article","created":{"date-parts":[[2016,7,5]],"date-time":"2016-07-05T12:23:45Z","timestamp":1467721425000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Revisiting 3DIC Benefit with Multiple Tiers"],"prefix":"10.1145","author":[{"given":"Wei-Ting Jonas","family":"Chan","sequence":"first","affiliation":[{"name":"ECE, University of California, San Diego"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"CSE and ECE Departments, University of California, San Diego"}]},{"given":"Jiajia","family":"Li","sequence":"additional","affiliation":[{"name":"ECE Departments, University of California, San Diego"}]}],"member":"320","published-online":{"date-parts":[[2016,6,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509680"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278623"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950889"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747954"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273514"},{"key":"e_1_3_2_1_6_1","first-page":"344","volume-title":"Proc. International VLSI\/ULSI Multilevel Interconnection Conference","author":"Cong J.","year":"2008","unstructured":"J. Cong , C. Liu and G. Luo , \" Quantitative Studies of Impact of 3D IC Design on Repeater Usage \", Proc. International VLSI\/ULSI Multilevel Interconnection Conference , 2008 , pp. 344 -- 348 . J. Cong, C. Liu and G. Luo, \"Quantitative Studies of Impact of 3D IC Design on Repeater Usage\", Proc. International VLSI\/ULSI Multilevel Interconnection Conference, 2008, pp. 344--348."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/851035.856400"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3260"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658541"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593167"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899837"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572486"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811108"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2329472"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164969"},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"Proc. DATE","author":"Lee Y. J.","year":"2014","unstructured":"Y. J. Lee and S. K. Lim , \" On GPU Bus Power Reduction with 3D IC Technologies \", Proc. DATE , 2014 , pp. 1 -- 6 . Y. J. Lee and S. K. Lim, \"On GPU Bus Power Reduction with 3D IC Technologies\", Proc. DATE, 2014, pp. 1--6."},{"key":"e_1_3_2_1_19_1","volume-title":"Low Power, and Reliable 3D Integrated Circuits","author":"Lim S. K.","year":"2012","unstructured":"S. K. Lim , Design for High Performance , Low Power, and Reliable 3D Integrated Circuits , New York , Springer , 2012 . S. K. Lim, Design for High Performance, Low Power, and Reliable 3D Integrated Circuits, New York, Springer, 2012."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187545"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055167"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.859487"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488863"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333538"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/2648668.2648675"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"e_1_3_2_1_29_1","first-page":"540","volume-title":"Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs","author":"Panth S.","year":"2014","unstructured":"S. Panth , K. Samadi , Y. Du and S. K. Lim , \" Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs \", IEEE TCAD 34(4) ( 2014 ), pp. 540 -- 553 . S. Panth, K. Samadi, Y. Du and S. K. Lim, \"Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs\", IEEE TCAD 34(4) (2014), pp. 540--553."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133511"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838612"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024868"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509492"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-MAM.2015.7325594"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840923"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751451"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287703"},{"key":"e_1_3_2_1_39_1","unstructured":"Cadence Innovus User Guide.  Cadence Innovus User Guide."},{"key":"e_1_3_2_1_40_1","unstructured":"MLPart. http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/Partitioning\/MLPart  MLPart. http:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/Partitioning\/MLPart"},{"key":"e_1_3_2_1_41_1","unstructured":"OpenCores. http:\/\/opencores.org  OpenCores. http:\/\/opencores.org"},{"key":"e_1_3_2_1_42_1","unstructured":"Synopsys Design Compiler User's Manual.  Synopsys Design Compiler User's Manual."},{"key":"e_1_3_2_1_43_1","unstructured":"Cadence Tempus User Guide.  Cadence Tempus User Guide."}],"event":{"name":"SLIP '16: System Level Interconnect Prediction Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Austin TX USA","acronym":"SLIP '16"},"container-title":["Proceedings of the 18th System Level Interconnect Prediction Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2947357.2947363","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2947357.2947363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:02Z","timestamp":1750223222000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2947357.2947363"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,4]]},"references-count":43,"alternative-id":["10.1145\/2947357.2947363","10.1145\/2947357"],"URL":"https:\/\/doi.org\/10.1145\/2947357.2947363","relation":{},"subject":[],"published":{"date-parts":[[2016,6,4]]},"assertion":[{"value":"2016-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}