{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:02Z","timestamp":1750306382569,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,4]],"date-time":"2016-06-04T00:00:00Z","timestamp":1464998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,4]]},"DOI":"10.1145\/2947357.2947364","type":"proceedings-article","created":{"date-parts":[[2016,7,5]],"date-time":"2016-07-05T12:23:45Z","timestamp":1467721425000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Latch Clustering for Minimizing Detection-to-Boosting Latency Toward Low-Power Resilient Circuits"],"prefix":"10.1145","author":[{"given":"Chih-Cheng","family":"Hsu","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark Po-Hung","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University, Suita-shi, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2101089"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"e_1_3_2_1_4_1","first-page":"C254","volume-title":"VLSIC","author":"Wang J.-S.","year":"2013","unstructured":"J.-S. Wang , K.-J. Chang , T.-J. Lin , R. W. Prasojo , and C. Yeh , \" A 0.36V, 33.3uW 18-band ANSI S1.11 1\/3-octave filter bank for digital hearing aids in 40nm CMOS,\" in Proc . VLSIC , 2013 , pp. C254 -- C255 . J.-S. Wang, K.-J. Chang, T.-J. Lin, R. W. Prasojo, and C. Yeh, \"A 0.36V, 33.3uW 18-band ANSI S1.11 1\/3-octave filter bank for digital hearing aids in 40nm CMOS,\" in Proc. VLSIC, 2013, pp. C254--C255."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1698759.1698767"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2304681"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2234828"},{"key":"e_1_3_2_1_8_1","first-page":"218","volume-title":"ICCAD","author":"Chang Y.-T.","year":"2010","unstructured":"Y.-T. Chang , C.-C. Hsu , M. P.-H. Lin , Y.-W. Tsai , and S.-F. Chen , \"Post-placement power optimization with multi-bit flip-flops,\" in Proc . ICCAD , 2010 , pp. 218 -- 223 . Y.-T. Chang, C.-C. Hsu, M. P.-H. Lin, Y.-W. Tsai, and S.-F. Chen, \"Post-placement power optimization with multi-bit flip-flops,\" in Proc. ICCAD, 2010, pp. 218--223."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165716"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177460"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177459"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190535"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491477.2491484"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2012.03.002"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376988"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.08.002"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717767"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s12532-009-0004-6"},{"key":"e_1_3_2_1_20_1","unstructured":"OpenCores. {Online}. Available: http:\/\/www.opencores.org  OpenCores. {Online}. Available: http:\/\/www.opencores.org"},{"key":"e_1_3_2_1_21_1","unstructured":"IWLS 2005 Benchmarks. {Online}. Available: http:\/\/iwls.org\/iwls2005\/benchmarks.html  IWLS 2005 Benchmarks. {Online}. Available: http:\/\/iwls.org\/iwls2005\/benchmarks.html"},{"key":"e_1_3_2_1_22_1","unstructured":"Nangate 45nm Open cell Library. {Online}. Available: http:\/\/www.nangate.com  Nangate 45nm Open cell Library. {Online}. Available: http:\/\/www.nangate.com"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217579"},{"key":"e_1_3_2_1_24_1","unstructured":"Cadence Inc. {Online}. Available: http:\/\/www.cadence.com  Cadence Inc. {Online}. Available: http:\/\/www.cadence.com"}],"event":{"name":"SLIP '16: System Level Interconnect Prediction Workshop","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Austin TX USA","acronym":"SLIP '16"},"container-title":["Proceedings of the 18th System Level Interconnect Prediction Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2947357.2947364","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2947357.2947364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:02Z","timestamp":1750223222000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2947357.2947364"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,4]]},"references-count":24,"alternative-id":["10.1145\/2947357.2947364","10.1145\/2947357"],"URL":"https:\/\/doi.org\/10.1145\/2947357.2947364","relation":{},"subject":[],"published":{"date-parts":[[2016,6,4]]},"assertion":[{"value":"2016-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}