{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T23:01:34Z","timestamp":1762210894301,"version":"3.41.0"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2016,12,13]],"date-time":"2016-12-13T00:00:00Z","timestamp":1481587200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61272103, 61373049 and 61502309"],"award-info":[{"award-number":["61272103, 61373049 and 61502309"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"National 863 Program","award":["2013AA013202"],"award-info":[{"award-number":["2013AA013202"]}]},{"DOI":"10.13039\/501100003453","name":"Guangdong Natural Science Foundation","doi-asserted-by":"crossref","award":["2014A030313553, 2013B090500055, 2014A030310269 and 2016A030313045"],"award-info":[{"award-number":["2014A030313553, 2013B090500055, 2014A030310269 and 2016A030313045"]}],"id":[{"id":"10.13039\/501100003453","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Natural Science Foundation of SZU","award":["201534 and 2015\/827-000073"],"award-info":[{"award-number":["201534 and 2015\/827-000073"]}]},{"DOI":"10.13039\/501100004377","name":"Hong Kong Polytechnic University","doi-asserted-by":"crossref","award":["4-ZZD7, G-YK24, G-YM10 and G-YN36"],"award-info":[{"award-number":["4-ZZD7, G-YK24, G-YM10 and G-YN36"]}],"id":[{"id":"10.13039\/501100004377","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Research Grants Council of the Hong Kong Special Administrative Region, China","award":["GRF 152138\/14E and GRF 15222315\/15E"],"award-info":[{"award-number":["GRF 152138\/14E and GRF 15222315\/15E"]}]},{"name":"Shenzhen Science and Technology Foundation","award":["JCYJ20150529164656096 and JCYJ20150525092941059"],"award-info":[{"award-number":["JCYJ20150529164656096 and JCYJ20150525092941059"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2017,1,31]]},"abstract":"<jats:p>During past decades, the capacity of NAND flash memory has been increasing dramatically, leading to the use of nonvolatile flash in the system\u2019s memory hierarchy. The increasing capacity of NAND flash memory introduces a large RAM footprint to store the logical to physical address mapping. The demand-based approach can effectively reduce and well control the RAM footprint. However, extra address translation overhead is also introduced which may degrade the system performance.<\/jats:p>\n          <jats:p>In this article, we present CDFTL, an adaptive Caching mechanism for Demand-based Flash Translation Layer, for NAND flash memory storage systems. CDFTL adopts both the fine-grained entry-based caching mechanism to exploit temporal locality and the coarse-grained translation-page-based caching mechanism to exploit spatial locality of workloads. By selectively caching the on-demand address mappings and adaptively changing the space configurations of two granularities, CDFTL can effectively utilize the RAM space and improve the cache hit ratio. We evaluate CDFTL under a real hardware embedded platform using a variety of I\/O traces. Experimental results show that our technique can achieve an 11.13% reduction in average system response time and a 35.21% reduction in translation block erase counts compared with the previous work.<\/jats:p>","DOI":"10.1145\/2947658","type":"journal-article","created":{"date-parts":[[2016,12,13]],"date-time":"2016-12-13T13:29:02Z","timestamp":1481635742000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage Systems"],"prefix":"10.1145","volume":"22","author":[{"given":"Yi","family":"Wang","sequence":"first","affiliation":[{"name":"Beijing Advanced Innovation Center for Imaging Technology and Capital Normal University, Shenzhen, China"}]},{"given":"Zhiwei","family":"Qin","sequence":"additional","affiliation":[{"name":"The Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong"}]},{"given":"Renhai","family":"Chen","sequence":"additional","affiliation":[{"name":"Tianjin University and The Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong"}]},{"given":"Zili","family":"Shao","sequence":"additional","affiliation":[{"name":"The Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong"}]},{"given":"Laurence T.","family":"Yang","sequence":"additional","affiliation":[{"name":"St. Francis Xavier University, Antigonish, NS, Canada"}]}],"member":"320","published-online":{"date-parts":[[2016,12,13]]},"reference":[{"issue":"5","key":"e_1_2_1_1_1","first-page":"404","article-title":"Flash file system. (April 4, 1995)","author":"Ban Amir","year":"1995","unstructured":"Amir Ban . 1995 . Flash file system. (April 4, 1995) . US Patent No. 5 , 404 ,485. Amir Ban. 1995. Flash file system. (April 4, 1995). US Patent No. 5,404,485.","journal-title":"US Patent"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2820613"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.126"},{"key":"e_1_2_1_4_1","first-page":"6","article-title":"On-demand block-level address mapping in large-scale NAND flash storage systems","volume":"64","author":"Chen Renhai","year":"2015","unstructured":"Renhai Chen , Zhiwei Qin , Yi Wang , Duo Liu , Zili Shao , and Yong Guan . 2015 . On-demand block-level address mapping in large-scale NAND flash storage systems . IEEE Trans. Comput. 64 , 6 (June 2015), 1729--1741. Renhai Chen, Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao, and Yong Guan. 2015. On-demand block-level address mapping in large-scale NAND flash storage systems. IEEE Trans. Comput. 64, 6 (June 2015), 1729--1741.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.05.015"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289878"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.158"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491899.2465560"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"volume-title":"Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC\u201911)","author":"Hu Miao","key":"e_1_2_1_10_1","unstructured":"Miao Hu , Hai Li , Yiran Chen , Xiaobin Wang , and Robinson E. Pino . 2011. Geometry variations analysis of TiO2 thin-film and spintronic memristors . In Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC\u201911) . 25--30. Miao Hu, Hai Li, Yiran Chen, Xiaobin Wang, and Robinson E. Pino. 2011. Geometry variations analysis of TiO2 thin-film and spintronic memristors. In Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASP-DAC\u201911). 25--30."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474394"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228518"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815622"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the 2013 Symposium on VLSI Circuits (VLSIC\u201913)","author":"Hung Chun-Hsiung","year":"2013","unstructured":"Chun-Hsiung Hung , Yih-Shan Yang , Yao-Jen Kuo , Tzu-Neng Lai , Shin-Jang Shen , Jo-Yu Hsu , Shuo-Nan Hung , Hang-Ting Lue , Meng-Fan Chang , Yen-Hao Shih , Shih-Lin Huang , Ti-Wen Chen , Tzung Shen Chen , Chung Kuang Chen , Chi-Yu Hung , and Chih-Yuan Lu . 2013 . 3D stackable vertical-gate BE-SONOS NAND flash with layer-aware program-and-read schemes and wave-propagation fail-bit-detection against cross-layer process variations . In Proceedings of the 2013 Symposium on VLSI Circuits (VLSIC\u201913) . C20--C21. Chun-Hsiung Hung, Yih-Shan Yang, Yao-Jen Kuo, Tzu-Neng Lai, Shin-Jang Shen, Jo-Yu Hsu, Shuo-Nan Hung, Hang-Ting Lue, Meng-Fan Chang, Yen-Hao Shih, Shih-Lin Huang, Ti-Wen Chen, Tzung Shen Chen, Chung Kuang Chen, Chi-Yu Hung, and Chih-Yuan Lu. 2013. 3D stackable vertical-gate BE-SONOS NAND flash with layer-aware program-and-read schemes and wave-propagation fail-bit-detection against cross-layer process variations. In Proceedings of the 2013 Symposium on VLSI Circuits (VLSIC\u201913). C20--C21."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937215"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278659"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1721695.1721706"},{"key":"e_1_2_1_18_1","volume-title":"Postmark: A New File System Benchmark{R}. Technical Report TR3022, Network Appliance.","author":"Katcher J.","year":"1997","unstructured":"J. Katcher . 1997 . Postmark: A New File System Benchmark{R}. Technical Report TR3022, Network Appliance. J. Katcher. 1997. Postmark: A New File System Benchmark{R}. Technical Report TR3022, Network Appliance."},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 2009 Symposium on VLSI Technology. 136--137","author":"Katsumata Ryota","year":"2009","unstructured":"Ryota Katsumata , Masaru Kito , Yoshiaki Fukuzumi , Masaru Kido , Hiroyasu Tanaka , Yosuke Komori , Megumi Ishiduki , Junya Matsunami , Tomoko Fujiwara , Yuzo Nagata , Li Zhang , Yoshihisa Iwata , Ryouhei Kirisawa , Hideaki Aochi , and Akihiro Nitayama . 2009 . Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices . In Proceedings of the 2009 Symposium on VLSI Technology. 136--137 . Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Masaru Kido, Hiroyasu Tanaka, Yosuke Komori, Megumi Ishiduki, Junya Matsunami, Tomoko Fujiwara, Yuzo Nagata, Li Zhang, Yoshihisa Iwata, Ryouhei Kirisawa, Hideaki Aochi, and Akihiro Nitayama. 2009. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. In Proceedings of the 2009 Symposium on VLSI Technology. 136--137."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"e_1_2_1_21_1","unstructured":"M. Kuoppala. 2002. Tiobench-threaded I\/O bench for Linux{J}. (2002).  M. Kuoppala. 2002. Tiobench-threaded I\/O bench for Linux{J}. (2002)."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2480362.2480650"},{"key":"e_1_2_1_23_1","first-page":"12","article-title":"RRAM-based analog approximate computing","volume":"34","author":"Li Boxun","year":"2015","unstructured":"Boxun Li , Peng Gu , Yi Shan , Yu Wang , Yiran Chen , and Huazhong Yang . 2015 . RRAM-based analog approximate computing . IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 34 , 12 (Dec. 2015), 1905--1917. Boxun Li, Peng Gu, Yi Shan, Yu Wang, Yiran Chen, and Huazhong Yang. 2015. RRAM-based analog approximate computing. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 34, 12 (Dec. 2015), 1905--1917.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2423636.2423642"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2332099"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278295"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2142015"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000074"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837495"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11235-014-9930-3"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878991"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.23"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.27"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2409857"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2012.11.002"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294462"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-015-0047-z"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2267754"},{"key":"e_1_2_1_39_1","unstructured":"B. Tim. 2013. Bonnie. (2013). http:\/\/www.garloff.de\/kurt\/linux\/bonnie\/.  B. Tim. 2013. Bonnie. (2013). http:\/\/www.garloff.de\/kurt\/linux\/bonnie\/."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485379"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-015-0464-7"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2697394"},{"key":"e_1_2_1_43_1","first-page":"11","article-title":"A reliability-aware address mapping strategy for NAND flash memory storage systems","volume":"33","author":"Wang Yi","year":"2014","unstructured":"Yi Wang , Min Huang , Zili Shao , H. C. B. Chan , L. A. D. Bathen , and N. D. Dutt . 2014 a. A reliability-aware address mapping strategy for NAND flash memory storage systems . IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 33 , 11 (Nov. 2014), 1623--1631. Yi Wang, Min Huang, Zili Shao, H. C. B. Chan, L. A. D. Bathen, and N. D. Dutt. 2014a. A reliability-aware address mapping strategy for NAND flash memory storage systems. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 33, 11 (Nov. 2014), 1623--1631.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"volume-title":"Proceedings of the Design, Automation and Test in Europe, (DATE\u201911)","author":"Wang Yi","key":"e_1_2_1_44_1","unstructured":"Yi Wang , Duo Liu , Zhiwei Qin , and Zili Shao . An endurance-enhanced flash translation layer via reuse for NAND flash memory storage systems . In Proceedings of the Design, Automation and Test in Europe, (DATE\u201911) , 14--19. Yi Wang, Duo Liu, Zhiwei Qin, and Zili Shao. An endurance-enhanced flash translation layer via reuse for NAND flash memory storage systems. In Proceedings of the Design, Automation and Test in Europe, (DATE\u201911), 14--19."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288687"},{"key":"e_1_2_1_46_1","first-page":"11","article-title":"PS3-RAM: A fast portable and scalable statistical STT-RAM reliability\/energy analysis method","volume":"33","author":"Wen Wujie","year":"2014","unstructured":"Wujie Wen , Yaojun Zhang , Yiran Chen , Yu Wang , and Yuan Xie . 2014 . PS3-RAM: A fast portable and scalable statistical STT-RAM reliability\/energy analysis method . IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 33 , 11 (Nov. 2014), 1644--1656. Wujie Wen, Yaojun Zhang, Yiran Chen, Yu Wang, and Yuan Xie. 2014. PS3-RAM: A fast portable and scalable statistical STT-RAM reliability\/energy analysis method. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 33, 11 (Nov. 2014), 1644--1656.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1210596.1210600"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159546"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2012.09.007"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2746236"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326797"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500459"},{"key":"e_1_2_1_53_1","first-page":"2","article-title":"Wear relief for high-density phase change memory through cell morphing considering process variation","volume":"34","author":"Zhao Mengying","year":"2015","unstructured":"Mengying Zhao , Lei Jiang , Liang Shi , Youtao Zhang , and C. J. Xue . 2015 . Wear relief for high-density phase change memory through cell morphing considering process variation . IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 34 , 2 (Feb. 2015), 227--237. Mengying Zhao, Lei Jiang, Liang Shi, Youtao Zhang, and C. J. Xue. 2015. Wear relief for high-density phase change memory through cell morphing considering process variation. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 34, 2 (Feb. 2015), 227--237.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847254"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2947658","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2947658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:03Z","timestamp":1750223223000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2947658"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,13]]},"references-count":54,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,1,31]]}},"alternative-id":["10.1145\/2947658"],"URL":"https:\/\/doi.org\/10.1145\/2947658","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2016,12,13]]},"assertion":[{"value":"2016-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-12-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}