{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T11:20:47Z","timestamp":1778152847787,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,18]],"date-time":"2016-06-18T00:00:00Z","timestamp":1466208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,6,18]]},"DOI":"10.1145\/2948618.2954331","type":"proceedings-article","created":{"date-parts":[[2016,7,21]],"date-time":"2016-07-21T15:20:09Z","timestamp":1469114409000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":169,"title":["Intel\u00ae Software Guard Extensions (Intel\u00ae SGX) Support for Dynamic Memory Management Inside an Enclave"],"prefix":"10.1145","author":[{"given":"Frank","family":"McKeen","sequence":"first","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilya","family":"Alexandrovich","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ittai","family":"Anati","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dror","family":"Caspi","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Johnson","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rebekah","family":"Leslie-Hurd","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Rozas","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,6,18]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel Corp \"http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/architectures-software-developer-manuals.html \" Intel April 2016. {Online}. Available: http:\/\/download.intel.com\/products\/processor\/manual\/325462.pdf.  Intel Corp \"http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/architectures-software-developer-manuals.html \" Intel April 2016. {Online}. Available: http:\/\/download.intel.com\/products\/processor\/manual\/325462.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"e_1_3_2_1_3_1","volume-title":"Tel Aviv","author":"Anati I.","year":"2013","unstructured":"I. Anati , S. Gueron , S. Johnson and V. Scarlata , \" Innovative Technology for CPU Based Attestation and Sealing,\" in HASP 2013 , Tel Aviv , Israel , 2013 . I. Anati, S. Gueron, S. Johnson and V. Scarlata, \"Innovative Technology for CPU Based Attestation and Sealing,\" in HASP 2013, Tel Aviv, Israel, 2013."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488370"},{"issue":"2","key":"e_1_3_2_1_5_1","volume":"13","author":"Brannock K.","year":"2009","unstructured":"K. Brannock , P. Dewan , F. McKeen and U. Savagaonkar , \"Providing a Safe Execution Environment,\" Intel Technology Journal , vol. 13 , no. 2 , 2009 . K. Brannock, P. Dewan, F. McKeen and U. Savagaonkar, \"Providing a Safe Execution Environment,\" Intel Technology Journal, vol. 13, no. 2, 2009.","journal-title":"\"Providing a Safe Execution Environment,\" Intel Technology Journal"},{"key":"e_1_3_2_1_6_1","volume-title":"Intel SGX Explained,\" https:\/\/eprint.iacr.org\/2016\/086.pdf","author":"Costan V.","year":"2016","unstructured":"V. Costan and S. Devadas , \" Intel SGX Explained,\" https:\/\/eprint.iacr.org\/2016\/086.pdf , 2016 . V. Costan and S. Devadas, \"Intel SGX Explained,\" https:\/\/eprint.iacr.org\/2016\/086.pdf, 2016."},{"key":"e_1_3_2_1_7_1","volume-title":"Broomfield CO","author":"Baumann A.","year":"2014","unstructured":"A. Baumann , M. Peinado and G. Hunt , \" Shielding Applications from an Untrusted Cloud with Haven,\" in 11th USENIX Symposium on Operating Systems Design and Implementation , Broomfield CO , 2014 . A. Baumann, M. Peinado and G. Hunt, \"Shielding Applications from an Untrusted Cloud with Haven,\" in 11th USENIX Symposium on Operating Systems Design and Implementation, Broomfield CO, 2014."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-21668-3_9"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-013-0296-z"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065972"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379237"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782838"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.14"},{"key":"e_1_3_2_1_14_1","volume-title":"Scalable architectural support for trusted software,\" in 16th International Symposium on High Performance Computer Architecture (HPCA)","author":"Champagne D.","year":"2010","unstructured":"D. Champagne and R. Lee , \" Scalable architectural support for trusted software,\" in 16th International Symposium on High Performance Computer Architecture (HPCA) , 2010 . D. Champagne and R. Lee, \"Scalable architectural support for trusted software,\" in 16th International Symposium on High Performance Computer Architecture (HPCA), 2010."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151022"},{"key":"e_1_3_2_1_16_1","volume-title":"Yorktown Heights NY","author":"IBM Corp","year":"2012","unstructured":"Rick Boivie, IBM Corp , \"Secure Blue++ : CPU Support for Secure Execution,\" IBM Watson Research Center , Yorktown Heights NY , 2012 . Rick Boivie, IBM Corp, \"Secure Blue++: CPU Support for Secure Execution,\" IBM Watson Research Center, Yorktown Heights NY, 2012."},{"key":"e_1_3_2_1_17_1","volume-title":"WPO Patent WIPO Patent Application WO\/2010\/057065","author":"McKeen F.","year":"2009","unstructured":"F. McKeen , U. Savagaonkar , C. Rozas , G. Michael , H. Herbert , A. Altmann , G. Graunke , D. Durham , S. Johnson , M. Kounavis , V. Scarlata , J. Cihula , S. Jeyasingh , B. Lint , G. Neiger , D. Rodgers , E. Brickell and J. LI , \"METHOD AND APPARATUS TO PROVIDE SECURE APPLICATION EXECUTION\". WPO Patent WIPO Patent Application WO\/2010\/057065 , 14 November 2009 . F. McKeen, U. Savagaonkar, C. Rozas, G. Michael, H. Herbert, A. Altmann, G. Graunke, D. Durham, S. Johnson, M. Kounavis, V. Scarlata, J. Cihula, S. Jeyasingh, B. Lint, G. Neiger, D. Rodgers, E. Brickell and J. LI, \"METHOD AND APPARATUS TO PROVIDE SECURE APPLICATION EXECUTION\". WPO Patent WIPO Patent Application WO\/2010\/057065, 14 November 2009."}],"event":{"name":"HASP 2016: Hardware and Architectural Support for Security and Privacy 2016","location":"Seoul Republic of Korea","acronym":"HASP 2016"},"container-title":["Proceedings of the Hardware and Architectural Support for Security and Privacy 2016"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2948618.2954331","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2948618.2954331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:55:44Z","timestamp":1750222544000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2948618.2954331"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,18]]},"references-count":17,"alternative-id":["10.1145\/2948618.2954331","10.1145\/2948618"],"URL":"https:\/\/doi.org\/10.1145\/2948618.2954331","relation":{},"subject":[],"published":{"date-parts":[[2016,6,18]]},"assertion":[{"value":"2016-06-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}