{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T09:39:07Z","timestamp":1782466747968,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2967012","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":67,"title":["CamoPerturb"],"prefix":"10.1145","author":[{"given":"Muhammad","family":"Yasin","sequence":"first","affiliation":[{"name":"New York University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bodhisatwa","family":"Mazumdar","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi, Abu Dhabi, U.A.E."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"New York University Abu Dhabi, Abu Dhabi, U.A.E."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeyavijayan","family":"Rajendran","sequence":"additional","affiliation":[{"name":"The University of Texas at Dallas"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1362903.1362923"},{"key":"e_1_3_2_1_2_1","volume-title":"Camouflaging a standard cell based integrated circuit. US Patent no. 8151235","author":"Baukus J. P.","year":"2012","unstructured":"Baukus, J. P., Chow, L. W., Cocchi, R. P., Ouyang, P., and Wang, B. J. Camouflaging a standard cell based integrated circuit. US Patent no. 8151235 (2012)."},{"key":"e_1_3_2_1_3_1","volume-title":"Building Block for a Secure CMOS Logic Cell Library. US Patent no. 8111089","author":"Baukus J. P.","year":"2012","unstructured":"Baukus, J. P., Chow, L. W., Cocchi, R. P., Ouyang, P., and Wang, B. J. Building Block for a Secure CMOS Logic Cell Library. US Patent no. 8111089 (2012)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.69"},{"key":"e_1_3_2_1_7_1","first-page":"109","volume-title":"Chip-Level Anti-Reverse Engineering Using Transformable Interconnects. In Proc. IEEE Defect and Fault Tolerance in VLSI and Nanotechnology Systems","author":"Chen S.","year":"2015","unstructured":"Chen, S., Chen, J., Forte, D., Di, J., Tehranipoor, M., and Wang, L. Chip-Level Anti-Reverse Engineering Using Transformable Interconnects. In Proc. IEEE Defect and Fault Tolerance in VLSI and Nanotechnology Systems (2015), pp. 109--114."},{"key":"e_1_3_2_1_8_1","unstructured":"Chipworks. Reverse engineering software. http:\/\/www.chipworks.com\/en\/technical-competitive-analysis\/resources\/reerse-engineering-software. {March 15 2016}."},{"key":"e_1_3_2_1_9_1","unstructured":"Chipworks. Intel's 22-nm Tri-gate Transistors Exposed. http:\/\/www.chipworks.com\/blog\/technologyblog\/2012\/04\/23\/intels-22-nm-tri-gate-transistors-exposed\/ 2012. {Dec 22 2015}."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"e_1_3_2_1_11_1","volume-title":"http:\/\/www.degate.org\/documentation\/. {Dec 22","author":"Degate","year":"2015","unstructured":"Degate. http:\/\/www.degate.org\/documentation\/. {Dec 22, 2015}."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971909"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"issue":"7","key":"e_1_3_2_1_14_1","first-page":"195","author":"Jarvis R. W.","year":"2007","unstructured":"Jarvis, R. W., and McIntyre, M. G. Split Manufacturing Method for Advanced Semiconductor Circuits. US Patent no. 7,195,931 (2007).","journal-title":"Split Manufacturing Method for Advanced Semiconductor Circuits. US Patent"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. IEEE International Conference on Computer Design","author":"Kanuparthi A. K.","year":"2010","unstructured":"Kanuparthi, A. K., Zahran, M., and Karri, R. Feasibility Study of On-chip Dynamic Trusted Platform Module. Proc. IEEE International Conference on Computer Design (2010), 1--6."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973110"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. International Conference on Security in Pervasive Computing","author":"Lee R. B.","year":"2003","unstructured":"Lee, R. B., Karig, D. K., McGregor, J. P., and Shi, Z. Enlisting Hardware Architecture to Thwart Malicious Code Injection. Proc. International Conference on Security in Pervasive Computing (2003)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.118"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261389"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337595"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"e_1_3_2_1_24_1","first-page":"8","volume":"102","author":"Rostami M.","year":"2014","unstructured":"Rostami, M., Koushanfar, F., and Karri, R. A Primer on Hardware Security: Models, Methods, and Metrics. Proceedings of the IEEE 102, 8 (2014), 1283--1295.","journal-title":"Metrics. Proceedings of the IEEE"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"e_1_3_2_1_26_1","volume-title":"www.semi.org\/en\/Press\/P043775","author":"Innovation","year":"2008","unstructured":"SEMI. Innovation is at risk as semiconductor equipment and materials industry loses up to $4 billion annually due to IP infringement. www.semi.org\/en\/Press\/P043775, 2008. {Nov 15, 2015}."},{"key":"e_1_3_2_1_27_1","unstructured":"SypherMedia. Syphermedia library. http:\/\/www.smi.tv\/syphermedia_library_circuit_camouflage_technology.html. {April 22 2016}."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"e_1_3_2_1_29_1","unstructured":"Chipworks. Texas Instruments 4377401 Baseband Processor TSMC 65nm Process Transistor Characterization. http:\/\/www.chipworks.com\/TOC\/TI_4377401_TSMC_Bb_Processor_TCR-0703-801_TOC.pdf. {Nov 15 2015}."},{"key":"e_1_3_2_1_30_1","unstructured":"Oracle. OpenSPARC T1 Micro Architecture Specification. http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/t1-01-opensparct1-micro-arch-1538959.html. {March 30 2016}."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.19"},{"key":"e_1_3_2_1_32_1","volume-title":"On Improving the Security of Logic Locking","author":"Yasin M.","year":"2015","unstructured":"Yasin, M., Rajendran, J., Sinanoglu, O., and Karri, R. On Improving the Security of Logic Locking. IEEE Trans. on CAD of Integrated Circuits and Systems (2015)."}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"Austin Texas","acronym":"ICCAD '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"]},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967012","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2967012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:55:54Z","timestamp":1750222554000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967012"}},"subtitle":["secure IC camouflaging for minterm protection"],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":32,"alternative-id":["10.1145\/2966986.2967012","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2967012","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}