{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T08:55:07Z","timestamp":1769849707004,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2383"],"award-info":[{"award-number":["2383"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2967037","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits"],"prefix":"10.1145","author":[{"given":"Xunzhao","family":"Yin","sequence":"first","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmedullah","family":"Aziz","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph","family":"Nahas","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumeet","family":"Gupta","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Niemier","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaobo Sharon","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Design of low-power circuits based on oxide memories","unstructured":"Logic-in-rram: Design of low-power circuits based on oxide memories. http:\/\/lsi.epfl.ch\/page-79126-en.html. Accessed: 2016-04-20."},{"key":"e_1_3_2_1_2_1","unstructured":"Systems on nanoscale information fabrics (SONIC). https:\/\/www.sonic-center.org\/research\/nano.php. Accessed: 2016-04-20."},{"key":"e_1_3_2_1_3_1","volume-title":"Dynamic current mode logic (DyCML): a new low-power high-performance logic style","author":"Allam M.","year":"2001","unstructured":"M. Allam et al. Dynamic current mode logic (DyCML): a new low-power high-performance logic style. IEEE JSSC, 36(3), March 2001."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.376"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_1_7_1","volume-title":"Design Rule Manual for CMOS 40nm","author":"Crolles S.","year":"2012","unstructured":"S. Crolles, France. Design Rule Manual for CMOS 40nm, 2012."},{"issue":"11","key":"e_1_3_2_1_8_1","first-page":"1","article-title":"High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-hall assistance. Magnetics","volume":"51","author":"Deng E.","year":"2015","unstructured":"E. Deng, et al. High-frequency low-power magnetic full-adder based on magnetic tunnel junction with spin-hall assistance. Magnetics, IEEE Transactions on, 51(11):1--4, 2015.","journal-title":"IEEE Transactions on"},{"issue":"9","key":"e_1_3_2_1_9_1","article-title":"Low power magnetic full-adder based on Sp","volume":"49","author":"Deng E.","year":"2013","unstructured":"E. Deng, et al. Low power magnetic full-adder based on Spin Transfer Torque MRAM. IEEE Transaction on Magnetics, 49(9), September 2013.","journal-title":"Transfer Torque MRAM. IEEE Transaction on Magnetics"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_12_1","volume-title":"Approximate computing using multiple-access single-charge associative memory","author":"Imani M.","year":"2016","unstructured":"M. Imani, et al. Approximate computing using multiple-access single-charge associative memory. 2016."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972118"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827802"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874728"},{"key":"e_1_3_2_1_20_1","first-page":"02B","article-title":"Design of a nine-transistor\/two-magnetic-tunnel-junction-cell-based low-energy nonvolatile ternary content-addressable memory","volume":"51","author":"Matsunaga S.","year":"2012","unstructured":"S. Matsunaga, et al. Design of a nine-transistor\/two-magnetic-tunnel-junction-cell-based low-energy nonvolatile ternary content-addressable memory. Japanese J. of Applied Physics, 51(2S):02BM06, 2012.","journal-title":"Japanese J. of Applied Physics"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243781"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.6.1408"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.6.1408"},{"key":"e_1_3_2_1_24_1","first-page":"23","article-title":"Hybrid memory cube (hmc)","author":"Pawlowski J. T.","year":"2011","unstructured":"J. T. Pawlowski. Hybrid memory cube (hmc). In Proceedings of HotChips 23, 2011.","journal-title":"Proceedings of HotChips"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"e_1_3_2_1_26_1","volume-title":"True energy-performance analysis of the MTJ-based logic-in-memory architecture (1-bit full adder)","author":"Ren F.","year":"2010","unstructured":"F. Ren et al. True energy-performance analysis of the MTJ-based logic-in-memory architecture (1-bit full adder). IEEE TED, 57(5), May 2010."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"},{"issue":"1","key":"e_1_3_2_1_28_1","first-page":"5","article-title":"Landau-khalatnikov simulations for ferroelectric switching in ferroelectric random access memory application","volume":"46","author":"Song T.","year":"2005","unstructured":"T. Song. Landau-khalatnikov simulations for ferroelectric switching in ferroelectric random access memory application. Journal of the Korean Physical Society, 46(1):5--9, 2005.","journal-title":"Journal of the Korean Physical Society"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2066531"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"issue":"045001","key":"e_1_3_2_1_31_1","article-title":"A physics-based compact model of ferroelectric tunnel junction for memory and logic design","volume":"47","author":"Wang Z.","year":"2013","unstructured":"Z. Wang, et al. A physics-based compact model of ferroelectric tunnel junction for memory and logic design. Journal of Physics D, 47(045001), December 2013.","journal-title":"Journal of Physics D"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012734530-7\/50001-5"},{"key":"e_1_3_2_1_33_1","volume-title":"A high-performance processor for low-power applications. Unique Chips and Systems, page 79","author":"Williamson D.","year":"2007","unstructured":"D. Williamson. Arm cortex-a8: A high-performance processor for low-power applications. Unique Chips and Systems, page 79, 2007."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1974.17955"}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"Austin Texas","acronym":"ICCAD '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"]},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967037","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2967037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:55:54Z","timestamp":1750222554000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967037"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":33,"alternative-id":["10.1145\/2966986.2967037","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2967037","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}