{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:10:30Z","timestamp":1750306230125,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2967043","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Generation and use of statistical timing macro-models considering slew and load variability"],"prefix":"10.1145","author":[{"given":"Debjit","family":"Sinha","sequence":"first","affiliation":[{"name":"IBM T J Watson Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Zolotov","sequence":"additional","affiliation":[{"name":"IBM T J Watson Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin","family":"Hu","sequence":"additional","affiliation":[{"name":"IBM T J Watson Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheshashayee K.","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"IBM Systems, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adil","family":"Bhanji","sequence":"additional","affiliation":[{"name":"IBM T J Watson Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christine M.","family":"Casey","sequence":"additional","affiliation":[{"name":"IBM T J Watson Research"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"99","article-title":"Timing abstraction of intellectual property blocks","author":"Venkatesh S. V.","year":"1997","unstructured":"S. V. Venkatesh, R. Palermo, M. Mortazavi, and K. A. Sakallah, \"Timing abstraction of intellectual property blocks,\" in CICC, 1997, pp. 99--102.","journal-title":"CICC"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513957"},{"key":"e_1_3_2_1_3_1","first-page":"1","article-title":"A hierarchical transistor and gate level statistical timing flow for microprocessor designs","author":"Bhanji A.","year":"2009","unstructured":"A. Bhanji, C. Visweswariah, D. Sinha, G. Ditlow, K. Kalafala, N. Venkateswaran, and S. Gupta, \"A hierarchical transistor and gate level statistical timing flow for microprocessor designs,\" in TAU, 2009, pp. 1--4.","journal-title":"TAU"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228305"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.130"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.129"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855979"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009143"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.92"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228553"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451960"},{"key":"e_1_3_2_1_13_1","unstructured":"VLSI concepts - ETM basics. http:\/\/www.vlsi-expert.com\/2011\/02\/etm-extracted-timing-models-basics.html."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.331409"}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"],"location":"Austin Texas","acronym":"ICCAD '16"},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967043","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2967043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:11Z","timestamp":1750220591000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967043"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":14,"alternative-id":["10.1145\/2966986.2967043","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2967043","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}