{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T13:25:36Z","timestamp":1770297936545,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2967054","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":53,"title":["Malicious LUT"],"prefix":"10.1145","author":[{"given":"Christian","family":"Krieg","sequence":"first","affiliation":[{"name":"TU Wien, Gusshausstr. Wien, Austria"}]},{"given":"Clifford","family":"Wolf","sequence":"additional","affiliation":[{"name":"TU Wien, Gusshausstr. Wien, Austria"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[{"name":"TU Wien, Gusshausstr. Wien, Austria"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Towards Countering the Rise of the Silicon Trojan. Tech. rep","author":"Anderson M. S.","year":"2008","unstructured":"M. S. Anderson, C. J. G. North, and K. K. Yiu. Towards Countering the Rise of the Silicon Trojan. Tech. rep. Dec. 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2013.2247460"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340158"},{"key":"e_1_3_2_1_4_1","volume-title":"Security for volatile FPGAs. Tech. rep","author":"Drimer S.","year":"2009","unstructured":"S. Drimer. Security for volatile FPGAs. Tech. rep. University of Cambridge, 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"e_1_3_2_1_6_1","volume-title":"Jan. 27, 2016.","author":"Joyce R.","unstructured":"R. Joyce. Talk: Disrupting Nation State Hackers. Talk given at USENIX Enigma Security Conference. Jan. 27, 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2406791"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1387709.1387714"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2014.112"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/971159"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865092"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559052"},{"key":"e_1_3_2_1_13_1","unstructured":"C. Seed. Arachne-pnr. url: https:\/\/github.com\/cseed\/arachne-pnr."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.32"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/358198.358210"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278483"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"e_1_3_2_1_19_1","unstructured":"C. Wolf. Project IceStorm. url: http:\/\/www.clifford.at\/icestorm\/."},{"key":"e_1_3_2_1_20_1","unstructured":"C. Wolf. Yosys Open SYnthesis Suite. http:\/\/www.clifford.at\/yosys\/. url: http:\/\/www.clifford.at\/yosys\/ (visited on 03\/10\/2016)."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip).","author":"Wolf C.","year":"2013","unstructured":"C. Wolf and J. Glaser. \"Yosys - A Free Verilog Synthesis Suite\". In: Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip). 2013."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660289"}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"Austin Texas","acronym":"ICCAD '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"]},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967054","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2967054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:12Z","timestamp":1750220592000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967054"}},"subtitle":["a stealthy FPGA trojan injected and triggered by the design flow"],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":23,"alternative-id":["10.1145\/2966986.2967054","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2967054","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}