{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:19:41Z","timestamp":1781972381604,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"U.S. Department of Energy, Office of Science, Office of Advanced Scientific Computing Research","award":["DE-SC0013553"],"award-info":[{"award-number":["DE-SC0013553"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1500848,1461698,1533933"],"award-info":[{"award-number":["1500848,1461698,1533933"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2967059","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["NVSim-CAM"],"prefix":"10.1145","author":[{"given":"Shuangchen","family":"Li","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liu","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peng","family":"Gu","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cong","family":"Xu","sequence":"additional","affiliation":[{"name":"Hewlett Packard Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Predictive Technology Model. http:\/\/ptm.asu.edu\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917538"},{"key":"e_1_3_2_1_3_1","first-page":"31.8.1","volume-title":"IEDM","author":"Baek I. G.","year":"2011","unstructured":"I. G. Baek et al. Realization of vertical resistive memory (VRRAM) using cost effective 3D process. In IEDM, pages 31.8.1--31.8.4, dec 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2014.6927206"},{"key":"e_1_3_2_1_5_1","first-page":"10.5.1","volume-title":"IEDM","author":"Cha E.","year":"2013","unstructured":"E. Cha et al. Nanoscale (10nm) 3D vertical ReRAM and NbO2 threshold selector with TiN electrode. In IEDM, pages 10.5.1--10.5.4, dec 2013."},{"key":"e_1_3_2_1_6_1","first-page":"318","article-title":"A 3T1R nonvolatile TCAM using MLC ReRAM with Sub-1ns search time","volume":"58","author":"Chang M.-F. F.","year":"2015","unstructured":"M.-F. F. Chang et al. A 3T1R nonvolatile TCAM using MLC ReRAM with Sub-1ns search time. JSSC, 58:318--319, feb 2015.","journal-title":"JSSC"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"issue":"1","key":"e_1_3_2_1_8_1","first-page":"63","article-title":"Design of high-performance CMOS priority encoders and incrementer\/decrementers using multilevel lookahead and multilevel folding techniques","volume":"37","year":"2002","unstructured":"Chung-Hsun Huang et al. Design of high-performance CMOS priority encoders and incrementer\/decrementers using multilevel lookahead and multilevel folding techniques. JSSC, 37(1):63--76, 2002.","journal-title":"JSSC"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485939"},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"VLSIC","author":"Huang L.-Y.","year":"2014","unstructured":"L.-Y. Huang et al. ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction, and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing. In VLSIC, pages 1--2, jun 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934595"},{"key":"e_1_3_2_1_12_1","volume-title":"PP(99):1--1","author":"Imani M.","year":"2016","unstructured":"M. Imani et al. Approximate computing using multiple-access single-charge associative memory. TETC, PP(99):1--1, 2016."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989086"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479183"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972118"},{"issue":"4","key":"e_1_3_2_1_16_1","first-page":"896","article-title":"1 Mb 0.41 um2 2T-2R cell nonvolatile tcam with two-bit encoding and clocked self-referenced sensing","volume":"49","author":"Li J.","year":"2014","unstructured":"J. Li et al. 1 Mb 0.41 um2 2T-2R cell nonvolatile tcam with two-bit encoding and clocked self-referenced sensing. JSSC, 49(4):896--907, apr 2014.","journal-title":"JSSC"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304356"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_19_1","first-page":"136","volume-title":"ISSCC","author":"Lin C.-C.","year":"2016","unstructured":"C.-C. Lin et al. A 256b-Wordlength ReRAM-based TCAM with 1ns search-time and 14x improvement in wordlength-energyefficiency-density product using 2.5T1R cell. In ISSCC, pages 136--138, 2016."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.88"},{"key":"e_1_3_2_1_21_1","first-page":"298","volume-title":"VLSIC","author":"Matsunaga S.","year":"2011","unstructured":"S. Matsunaga et al. Fully parallel 6T-2MTJ nonvolatile TCAM with single-transistor-based self match-line discharge control. In VLSIC, pages 298--299, jun 2011."},{"key":"e_1_3_2_1_22_1","first-page":"44","volume-title":"VLSIC","author":"Matsunaga S.","year":"2012","unstructured":"S. Matsunaga et al. A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture. In VLSIC, pages 44--45, jun 2012."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164998"},{"key":"e_1_3_2_1_24_1","first-page":"22","volume-title":"HP Lab.","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar et al. CACTI 6.0: A tool to model large caches. HP Lab., pages 22--31, 2009."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744836"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2691365.2691376"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742992"},{"key":"e_1_3_2_1_29_1","first-page":"2","article-title":"Memory and storage system design with nonvolatile memory technologies","volume":"8","author":"Zhao J.","year":"2015","unstructured":"J. Zhao et al. Memory and storage system design with nonvolatile memory technologies. IPSJ, 8:2--11, 2015.","journal-title":"IPSJ"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168603"}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"Austin Texas","acronym":"ICCAD '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"]},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967059","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2967059","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2967059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:12Z","timestamp":1750220592000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967059"}},"subtitle":["a circuit-level simulator for emerging nonvolatile memory based content-addressable memory"],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":30,"alternative-id":["10.1145\/2966986.2967059","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2967059","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}