{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T08:32:49Z","timestamp":1767861169968,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-12-2-0016"],"award-info":[{"award-number":["HR0011-12-2-0016"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2967077","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Synthesis of statically analyzable accelerator networks from sequential programs"],"prefix":"10.1145","author":[{"given":"Shaoyi","family":"Cheng","sequence":"first","affiliation":[{"name":"University of California"}]},{"given":"John","family":"Wawrzynek","sequence":"additional","affiliation":[{"name":"University of California"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Zynq-7000 All Programmable SoC Overview","author":"Xilinx Inc.","year":"2013","unstructured":"Xilinx Inc., Zynq-7000 All Programmable SoC Overview, 2013."},{"key":"e_1_3_2_1_2_1","first-page":"12","volume-title":"Is high level synthesis ready for business? a computational finance case study,\" in FPT","author":"Inggs G.","year":"2014","unstructured":"G. Inggs, S. Fleming, D. Thomas, and W. Luk, \"Is high level synthesis ready for business? a computational finance case study,\" in FPT, pp. 12--19, Dec 2014."},{"key":"e_1_3_2_1_3_1","first-page":"471","article-title":"The semantics of a simple language for parallel programming","volume":"74","author":"Gilles K.","year":"1974","unstructured":"K. Gilles, \"The semantics of a simple language for parallel programming,\" In Information Processing, vol. 74, pp. 471--475, 1974.","journal-title":"Information Processing"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020367508848"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874837"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337511"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1765712.1765736"},{"key":"e_1_3_2_1_9_1","first-page":"33","volume-title":"A distributed deadlock detection and resolution algorithm for process networks,\" in ICASSP '07","author":"Allen G. E.","unstructured":"G. E. Allen, P. E. Zucknick, and B. L. Evans, \"A distributed deadlock detection and resolution algorithm for process networks,\" in ICASSP '07, vol. 2, pp. II--33--II--36, April 2007."},{"key":"e_1_3_2_1_10_1","volume-title":"Vivado Design Suite High-level Synthesis","author":"Xilinx Inc.","year":"2015","unstructured":"Xilinx Inc., Vivado Design Suite High-level Synthesis, 2015."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.13"},{"key":"e_1_3_2_1_14_1","unstructured":"ILOG Inc \"CPLEX: High-performance software for mathematical programming and optimization.\""},{"key":"e_1_3_2_1_15_1","volume-title":"Ptolemy: A framework for simulating and prototyping heterogeneous systems","author":"Buck J. T.","year":"1994","unstructured":"J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, \"Ptolemy: A framework for simulating and prototyping heterogeneous systems,\" 1994."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1137\/0204007"}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"Austin Texas","acronym":"ICCAD '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"]},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967077","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2967077","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2967077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:12Z","timestamp":1750220592000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2967077"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":15,"alternative-id":["10.1145\/2966986.2967077","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2967077","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}