{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T21:20:40Z","timestamp":1780608040874,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,7]],"date-time":"2016-11-07T00:00:00Z","timestamp":1478476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2442.001"],"award-info":[{"award-number":["2442.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1441757"],"award-info":[{"award-number":["1441757"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,11,7]]},"DOI":"10.1145\/2966986.2980064","type":"proceedings-article","created":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T12:23:59Z","timestamp":1476793439000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Security and privacy threats to on-chip non-volatile memories and countermeasures"],"prefix":"10.1145","author":[{"given":"Swaroop","family":"Ghosh","sequence":"first","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad Nasim Imtiaz","family":"Khan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Asmit","family":"De","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-Won","family":"Jang","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2016,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"10","volume":"4","author":"Kryder Mark H","year":"2009","unstructured":"Kryder, Mark H., et al. \"After hard drives---what comes next?.\"Magnetics, IEEE Transactions on 45.10 (2009).","journal-title":".\"Magnetics, IEEE Transactions on"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593212"},{"key":"e_1_3_2_1_3_1","volume-title":"Field driven STT-MRAM cell for reduced switching latency and energy.\" ISCAS","author":"Patel Rahul","year":"2014","unstructured":"Patel, Rahul, et al. \"Field driven STT-MRAM cell for reduced switching latency and energy.\" ISCAS 2014."},{"key":"e_1_3_2_1_4_1","volume-title":"Nano Meets Security: Exploring Nanoelectronic Devices for Security Applications","author":"Rajendran Jeyavijayan","year":"2015","unstructured":"Rajendran, Jeyavijayan, et al. \"Nano Meets Security: Exploring Nanoelectronic Devices for Security Applications.\" (2015)."},{"key":"e_1_3_2_1_5_1","volume-title":"Vulnerabilities, Attack Models and Preventions.\" Proceedings of the","author":"Ghosh Swaroop","year":"2016","unstructured":"Ghosh, Swaroop. \"Spintronics and Security: Prospects, Vulnerabilities, Attack Models and Preventions.\" Proceedings of the IEEE, 2016."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744909"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757144"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.IR.6376"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016839"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/648253.752541"},{"key":"e_1_3_2_1_13_1","volume-title":"When to forget: A system-level perspective on STT-RAMs.\" ASP-DAC","author":"Swaminathan Karthik","year":"2012","unstructured":"Swaminathan, Karthik, et al. \"When to forget: A system-level perspective on STT-RAMs.\" ASP-DAC, 2012"},{"key":"e_1_3_2_1_14_1","first-page":"06675","volume":"160","author":"Rathi Nitin","year":"2016","unstructured":"Rathi, Nitin, et al. \"Side Channel Attacks on STTRAM and Low-Overhead Countermeasures.\" arXiv:1603.06675 (2016).","journal-title":"\"Side Channel Attacks on STTRAM and Low-Overhead Countermeasures.\" arXiv"},{"key":"e_1_3_2_1_15_1","unstructured":"http:\/\/www.google.co.ug\/patents\/EP0655689A2"},{"key":"e_1_3_2_1_16_1","unstructured":"Gem5 http:\/\/www.gem5.org"},{"key":"e_1_3_2_1_17_1","unstructured":"Splash http:\/\/kbarr.net\/splash2"},{"key":"e_1_3_2_1_18_1","unstructured":"McPAT http:\/\/www.hpl.hp.com\/research\/mcpat"},{"key":"e_1_3_2_1_19_1","unstructured":"CACTI. http:\/\/www.hpl.hp.com\/research\/cacti"},{"key":"e_1_3_2_1_20_1","volume-title":"Data privacy in non-volatile cache: Challenges, attack models and solutions\" ASP-DAC","author":"Rathi Nitin","year":"2016","unstructured":"Rathi, Nitin, et al. \"Data privacy in non-volatile cache: Challenges, attack models and solutions\" ASP-DAC, 2016."},{"key":"e_1_3_2_1_21_1","volume-title":"ISQED","author":"Jae-Won Jang","year":"2015","unstructured":"Jae-Won Jang. et al, \"Design and Analysis of Novel SRAM PUFs with Embedded Latch for Robustness\", ISQED, 2015"},{"key":"e_1_3_2_1_22_1","volume-title":"SAMOS","author":"Rekha","year":"2016","unstructured":"Rekha Govindaraj et al, \"(Invited) A Strong Arbiter PUF using Resistive RAM\", SAMOS, 2016"},{"key":"e_1_3_2_1_23_1","volume-title":"DWM-PUF: A low-overhead, memory-based security primitive.\" HOST","author":"Iyengar Anirudh","year":"2014","unstructured":"Iyengar, Anirudh, et al. \"DWM-PUF: A low-overhead, memory-based security primitive.\" HOST, 2014."},{"key":"e_1_3_2_1_24_1","volume-title":"Attack resilient architecture to replace embedded Flash with STTRAM in homogeneous IoTs.\" arXiv preprint arXiv: 1606.00467","author":"De Asmit","year":"2016","unstructured":"De, Asmit, et al. \"Attack resilient architecture to replace embedded Flash with STTRAM in homogeneous IoTs.\" arXiv preprint arXiv: 1606.00467 (2016)."}],"event":{"name":"ICCAD '16: IEEE\/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN","location":"Austin Texas","acronym":"ICCAD '16","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CS","IEEE-EDS Electronic Devices Society"]},"container-title":["Proceedings of the 35th International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2980064","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2980064","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2966986.2980064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:12Z","timestamp":1750220592000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2966986.2980064"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,7]]},"references-count":24,"alternative-id":["10.1145\/2966986.2980064","10.1145\/2966986"],"URL":"https:\/\/doi.org\/10.1145\/2966986.2980064","relation":{},"subject":[],"published":{"date-parts":[[2016,11,7]]},"assertion":[{"value":"2016-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}